Text preview for : scd_a4.pdf part of panasonic scd a4 panasonic Plasma TV TH-42PS9BK TH-42PS9BS TH-42PS9EK TH-42PS9ES PCZ0608051CE doc scd_a4.pdf
Back to : scd_a4.pdf | Home
14 Block and Schematic Diagram
14.1. Schematic Diagram Notes
59
TH-42PS9EK / TH-42PS9ES / TH-42PS9BK / TH-42PS9BS
59
TH-42PS9EK / TH-42PS9ES / TH-42PS9BK / TH-42PS9BS
14.2. Main Block Diagram
PC AUDIO IN
RS-232C PC
AV SW
V
HD
R VIDEO
LVDS HX
TX
L DECODER
Y H1
R
S
HX1
C
L
R
L SLOT2 SLOT3
J11 J12 J13 J14
HU DUAL VIDEO J SLOT INTERF
HD,VD
HD,VD
HD,VD
HD,VD
TXD,RXD
TXD,RXD
TXD,RXD
TXD,RXD
L,R
L,R
L,R
L,R
R,G,B
R,G,B
R,G,B
R,G,B
TERMINAL /SYNC PROC
IIC
IIC
IIC
/SOUND PRO
L
LVDS_SUB SOUND SOUND
J5 CONTROL R
SU SCAN OUT SELECT
S.R
48
LVDS_MAIN
J6
SYNC
SERIAL SELECT KEY_SW
SC SCAN DRIVE CABLE DET
SELECT VD HD
J15
KEY_SW
LED_G/LED_R/REMOCON
J2
HD,VD
SYNC +15V
HD J4
GREEN SEPA/ SOUND+15V
SW
S.R J1 SW
SOUND+12V AVR
64
SYNC LAN+15V J10
CONTROL B SW
PULSE COMPONENT
G
SELECT TXD_PC,RXD_PC
R J3
TXD_TU,RXD_TU
IIC
S.R
64
R
SUSTAIN
IIC DA DIGITAL SIGNAL PROCESSOR
PULSE G R,G,B MAIN
8bit
B
DA1 A/D 128M
HD,VD HD,VD,CLK DDR
SDRAM
LVDS RGB
S.R R
MAIN RGB MAIN
64 DIGITAL G
LVDS
SCAN LVDS OSD
DA6 PICTURE SIGNAL D/A TRANS- DA5
PULSE RECEIVER MIX B
LVDS
OUTPUT RGB PROCESS MITTER
SUB SUB
IIC
OSD INPUT TXD-PC,RXD-PC
SYNC
HD,VD,CLK TXD-TU,RXD-TU
SIGNAL DA3
CONTROL OSD LED/REMOCON
SD SCAN OUT
/FAN_SOS
CPG
VOLTAGE
S.R (CLK)
GENERATOR
48 IIC
IIC
8M
MCU ALARM,STB-ON
FLASH DA2
SOS6 KEY-SW,CABLE DET TXD,RXD
SC20 SW
SOS7
RESET
+15V VSUS
S.R
64 +5V
SC23 SC2 P POWER SUPPLY STBY5V_M
P25
+15V
PS_SOS
VSUS
P2
+15V
S.R P23
64 F_STBY-15V P10
PROTECTION(SOS) VDA
+15VC
P5
STANDBY STANDBY STB12V PROCESS PROCESS 15V +15VS
LINE VOLTAGE
RECTIFIER VOLTAGE VOLTAGE VOLTAGE
FILTER STB5V 12V
CONTROL RECTIFIER CONTROL RECTIFIER
5V
STB_12V
STB_PS
P12
15V
S.R AC CORD Vda
64 POWER SUSTAIN SUSTAIN
RELAY LINE VSUS
P9 RECTIFIER FACTOR VOLTAGE VOLTAGE P11
FILTER
CONTROL CONTROL RECTIFIER
C11
C1 DATA DRIVER (RIGHT)
S.R. S.R. S.R.
TH-42PS9BK/BS/EK/ES
Main Block Diagram
60
PC AUDIO IN
PC
HX1
H3
SPEAKER
J SLOT INTERFACE TERMINALS
/SYNC PROCESSOR
SPEAKER
/SOUND PROCESSOR H37
L
L
SOUND SPAMP-L J8
D
CONTROL R
CT
SPEAKER
SPAMP-R J7 H37
R
J15
D_R/REMOCON
J2
V15 KEY SCAN V2 KEY SW
+15V
J4
SOUND+15V
D+12V AVR
LAN+15V J10
POWER LED_G V1
XD_PC,RXD_PC
J3
V2 STAND_BY LED_R REMOTE RECEIVER
XD_TU,RXD_TU
IIC REMOTE SENSOR /LED_G,R
SSOR D FORMAT CONVERTER
SDRAM
128M PLASMA AI PROCESSOR SS
DDR
SDRAM
FORMAT PLASMA AI
SUSTAIN DRIVE
LVDS PICTURE CONVERTER
D5
RECEIVER OUTPUT RGB SUB-FIELD
LVDS PROCESSOR PROCESSOR
TRANS- DA5
MITTER VIDEO
IIC DATA
IIC FLASH ADDRESS
MEMORY IIC VOLTAGE
TXD-PC,RXD-PC
D3 (VE)
TXD-TU,RXD-TU
DA3
LED/REMOCON
SUSTAIN CONTROL
/FAN_SOS SUSTAIN
FPGA
CONTROL DATA DRIVE PULSE
IIC
IIC DISCHARGE
ALARM,STB-ON CONTROL
DA2 ERASE
SOS6/
TXD,RXD SOS7
PULSE
SOS8
MICOM
SS_SOS8
D20 SCAN CONTROL
IIC
EEPROM
+5V
STBY5V_M P_ON/OFF
P25 D25 P3.3V
+15V
DC/DC CONVERTER P2.5V
PS_SOS P1.2V
+15V
VDA
VSUS
D31 D32 SS23 SS12 SS11 SS34
F_STBY-15V P10
+15VC
+15VS
P5
STB_12V
STB_PS
P12
15V
Vda
VSUS
P11
C11 C21
GHT) Vda-70V
C2 DATA DRIVER (LEFT) VDA S1 POWER SW
C12 C22 C23
STB_PS
S34
STB_PS_ON
S.R. S.R. S.R. S.R. S.R.
TH-42PS9BK/BS/EK/ES
Main Block Diagram
60
14.3. P-Board Block Diagram
P POWER SUPPLY
D417
T401 D419 395V
L404 L405 C446,
1 2 3 4 7 8 9 10 D420
RECTIFIER C447
D401
Q404
- + Q406
17 16 14 13 12 R406 R472 OVER
D415 VOLTAGE
PROTECTION
R473 (490V 80V)
R465
C469
5 6 9
SW R464
Q401 T402 4 3
R441
8 7 6 5 D418
L403 IC406 VCC
MOS CURR
R442
DRIVE DET R458
SW
POWER
Q402 FACTOR
R475
CURR
COMP
CORRECTOR
1 2 3 4
IC520
POWER
CONTROL
D407
(Vlow)
Q420 Q422
12V DET
Q407 Q566
R444 D602
1 R455
R443
TO 2
PFC R497
HOT COLD Q
AC CORD Q418 Q421
3
P9 PFC DET
F401
LIVE 4 PFC DET
IC411 R496 R495 R494 PFC OUT 1 4
SW
DETECTION
(350V 40V)
IC404
ERROR DET
F402 Q568 PHOTO
2 3
NEUTRAL 1 COUPLER
L:ON
3
IC402
3 AC POWER
ERROR DET 1 4
1 2
1 2
IC403
PHOTO
2 3
COUPLER
RESET
4 1
RL403
IC401
PHOTO
R410 3 2
R413 COUPLER
3 4
D430