Text preview for : 4025.pdf part of Philips 4025 HEF4025B gates Triple 3-input NOR gate



Back to : 4025.pdf | Home

INTEGRATED CIRCUITS

DATA SHEET
For a complete data sheet, please also download:
· The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC · The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4025B gates Triple 3-input NOR gate
Product specification File under Integrated Circuits, IC04 January 1995

Philips Semiconductors

Product specification

Triple 3-input NOR gate
DESCRIPTION The HEF4025B provides the positive triple 3-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

HEF4025B gates

Fig.2 Pinning diagram.

HEF4025BP(N): HEF4025BD(F): HEF4025BT(D): Fig.1 Functional diagram.

14-lead DIL; plastic (SOT27-1) 14-lead DIL; ceramic (cerdip) (SOT73) 14-lead SO; plastic (SOT108-1)

( ): Package Designator North America

Fig.3 Logic diagram (one gate).

FAMILY DATA, IDD LIMITS category GATES See Family Specifications

January 1995

2

Philips Semiconductors

Product specification

Triple 3-input NOR gate
AC CHARACTERISTICS VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times 20 ns VDD V Propagation delays In On HIGH to LOW 5 10 15 5 LOW to HIGH Output transition times HIGH to LOW 10 15 5 10 15 5 LOW to HIGH 10 15 tTLH tTHL tPLH tPHL 70 25 20 60 25 15 60 30 20 60 30 20 135 55 40 120 50 35 120 60 40 120 60 40 ns ns ns ns ns ns ns ns ns ns ns ns SYMBOL TYP. MAX.

HEF4025B gates

TYPICAL EXTRAPOLATION FORMULA 43 ns + (0,55 ns/pF) CL 14 ns + (0,23 ns/pF) CL 12 ns + (0,16 ns/pF) CL 33 ns + (0,55 ns/pF) CL 14 ns + (0,23 ns/pF) CL 7 ns + (0,16 ns/pF) CL 10 ns + (1,0 ns/pF) CL 9 ns + (0,42 ns/pF) CL 6 ns + (0,28 ns/pF) CL 10 ns + (1,0 ns/pF) CL 9 ns + (0,42 ns/pF) CL 6 ns + (0,28 ns/pF) CL

VDD V Dynamic power dissipation per package (P) 5 10 15

TYPICAL FORMULA FOR P (µW) 900 fi + (foCL) × VDD 2 4000 fi + (foCL) × VDD 10 900 fi + (foCL) × VDD
2 2

where fi = input freq. (MHz) fo = output freq. (MHz) CL = load capacitance (pF) (foCL) = sum of outputs VDD = supply voltage (V)

January 1995

3