Text preview for : jet_way_j695as_r0.1_schematics.pdf part of Jetway jet way j695as r0.1 schematics . Rare and Ancient Equipment Jetway Motherboards Материнская плата JetWay J695AS jet_way_j695as_r0.1_schematics.pdf



Back to : jet_way_j695as_r0.1_schem | Home

8 7 6 5 4 3 2 1




D D




J-695AS


SOCKET 370 PROCESSOR 2

NORTH BRIDGE (VT82C693A) 3,4

SOUTH BRIDGE (VT82C686A) 5,6

USB2,3 & FREQUENCY RATIO 7

DIMM 1 & 2 8

ATX POWER CONNECT / VTT TERMINATOR / VCC3 9
C C
PCI SLOT 1 & 2 10

PCI SLOT 3 & 4 11

AGP SLOT 12

ISA SLOT 13

IDE & FRONT PANNEL & BIOS & K.B CONNECTOR 14

CLOCK SYNTHERSIZER 15

FAN & BYPASS CAPACITOR 16

DC-DC CONVERTER 17

PRINTER / COM PORT 18

AUDIO CODEC & AUDIO PORT & JOYSTICK PORT 19
B B


AMR SLOT 20

DIMM3 21

PCI SLOT5 22




A A




J E T W A Y I N F ORMATION


Title
COVER SHEET

Size D o c u m e n t Number Rev
B J-695AS 0.1

Date: M o n d a y , D e c e m b e r 1 1, 2000 Sheet 1 of 22
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1



D[0..63]
D[0..63] 3,9

A[3..31] U5
3,9 A[3..31] A3 AK8 W1 D0
A4 A3 D0 D1 -SMI C56
AH12 T4 56p
A5 AH8 A4 D1 N1 D2
A6 AN9 A5 D2 M6 D3 -STPCLK C55 NC-56p
A7 AL15 A6 D3 U1 D4
A8 AH10 A7 D4 S3 D5 -SLP C57 NC-56p
A9
A10
AL9
AH6
A8
A9 SOCKET 370 D5
D6
T6
J1
D6
D7 -CPUINIT C52 NC-56p
BSEL0 A11 AK10 A10 D7 S1 D8
D D
BSEL1 Jumper function A12 AN5 A11 D8 P6 D9 INTR C45 NC-56p
A13 AL7 A12 D9 Q3 D10
A14 A13 GND VCCP VCC_1.5V VCC_2.5V VCC_CMOS D10 D11 -FERR C50
AK14 M4 NC-56p
Short Bus freq. auto A15 AL5 A14 D11 Q1 D12
Short detected by CPU. A16 AN7 A15 A37 D34 AA5 F2 AD36 Z36 AB36 D12 L1 D13 -IGNNE C54 NC-56p
A17 AE1 A16 AB32 E7 AA37 F4 D13 N3 D14
A18 Z6 A17 AC5 E11 F14 D14 U3 D15 -A20M C53 NC-56p
Open Test 66/100 MHz CPU A19 A18 AC33 E15 AB34 F22 D15 D16
AG3 H4
Short run 100/133 MHz. A20 AC3 A19 AD2 E19 AD32 F26 D16 R4 D17
A21 AJ1 A20 AD34 F20 AE5 F30 D17 P4 D18 VTT
A22 AE3 A21 AF32 F24 AF2 F34 D18 H6 D19
Short Test 100 MHz CPU A23 AB6 A22 AF36 F28 AF34 H32 D19 L3 D20
Open run 133 MHz. A24 A23 AG5 F32 AH24 H36 D20 D21 C152,C153 near AB36
AB4 G1
A25 AF6 A24 AH2 F36 AH32 J5 D21 F8 D22 R50 PIN
A26 Y3 A25 AH34 G5 AH36 K2 D22 G3 D23 75 1%
A27 AA1 A26 AJ3 H2 AJ5 K32 D23 K6 D24
A28 AK6 A27 AJ7 H34 AJ9 K34 D24 E3 D25 CPUVREF
A29 A28 AJ11 K36 AJ13 M32 D25 D26
Z4 E1
A30 AA3 A29 AJ15 L5 AJ17 N5 D26 F12 D27 C104 C123 C73 C108
A31 AD4 A30 AJ19 M2 AJ21 P2 D27 A5 D28
A31 D28 R62
AJ23 M34 AJ25 P34 A3 D29 .1u .1u .1u .1u
D29 150 1%
-ADS AN31 AJ27 P32 AJ29 R32 J3 D30
3,9 -ADS -DRDY ADS GTL AK4 P36 AK2 R36 D30 D31
AN27 C5
3,9 -DRDY DRDY D31
-DBSY AL27 AL1 Q5 AK34 S5 F6 D32
3,9 -DBSY DBSY D32
-HTRDY AN25 AL3 R34 AM4 T2 C1 D33 U s e 0603 Packages and
3,9 -HTRDY TRDY AM6 T32 AM8 T34 D33 C7 D34 d i stribute within 500
3,9 -HREQ[0..4] -HREQ0 AK18 AM10 T36 AM12 V32 D34 B2 D35 m i ls of CPUVREF inputs
-HREQ1 REQ[0] AM14 U5 AM16 V36 D35 D36 ( 1 cap for every 2 inputs)
AH16 C9
C -HREQ2 AH18 REQ[1] AM18 V2 AM20 W5 D36 A9 D37 C
-HREQ3 AL19 REQ[2] AM22 V34 AM24 X34 D37 D8 D38
-HREQ4 AL17 REQ[3] AM26 X32 AM28 Y35 D38 D10 D39
-BREQ0 AN29 REQ[4] AM30 X36 AM32 Z32 D39 C15 D40
3,9 -BREQ0 -BPRI BR0 AM34 Y5 B6 D40 D41
AN17 D14
3,9 -BPRI BPRI D41
-BNR AH14 AN3 Y37 B10 D12 D42
3,9 -BNR BNR D42
-HLOCK AK20 B4 Z2 B14 A7 D43
3,9 -HLOCK LOCK B8 Z34 B18 D43 A11 D44 VCC2_5
-HIT AL25 B12 B22 D44 C11 D45
3,9 -HIT -HITM HIT B16 B26 D45 D46
AL23 A21
3,9 -HITM HITM D46
-DEFER AN19 B20 B30 A15 D47
3,9 -DEFER DEFER D47
B24 B34 A17 D48 R41
-RS0 AH26 B28 C3 D48 C13 D49 150 1%
3,9 -RS[0..2] -RS1 AH22 RS[0] B32 D6 D49 C25 D50
-RS2 RS[1] D2 D20 D50 D51 CLKREF
AK28 A13
RS[2] D4 D24 D51 D16 D52
C35 D18 D28 D52 A23 D53
-CPURST E35 BPM[0] D22 D32 D53 C21 D54 C13 C49
R42
3,9 -CPURST G33 BPM[1] D26 D36 D54 C19 D55 10U .1u
VCC_CMOS BP[2] D30 E5 D55 D56
E37 C27 150 1%
BP[3] E9 D56 A19 D57
X4 E13 D57 C23 D58 VCC3
AH4 RESET E17 D58 C17 D59
R37 330 J37 NC/RESET* D59 A25 D60
PREQ CMOS I/O D60
A35 A27 D61
PRDY GTL D61 E25 D62 R40
-FERR AC35 D62 F16 D63 C47 470
5 -FERR -IGNNE AG37 FERR D63 NC-18p
7 -IGNNE -A20M AE33 IGNNE *:Intel Old/New W37 CPUCLK
B 7 -A20M A20M BCLK CPUCLK 15 B
CMOS I/O **:Cyrix AK30
R35 J35 **BSEL1 AJ33 -BSEL0 1 2
150 100_-66 15
R36 L35 PICD[0] BSEL0 AK26 BSEL0 PIN.2*1
150 CPUPGD 9 R39
APICLK J33 PICD[1] PWRGOOD AJ31 1
15 APICLK PICCLK BSEL0,BSEL1: BSEL1 AL31 2 BSEL1 133_-100 15 NC-330 1%
INTR Cyrix:Input THERMDP
M36 AL29 3 PIN.3JJ
7 INTR INTR/LINT[0] THERMDN
NMI L37 Intel:Output VCCP
7 NMI NMI/LINT[1]
-SMI AJ35 C37 R49 0 VCC_CMOS
5 -SMI -STPCLK AG35 SMI CMOS I/O CPUPRES AG1 R70 51 1%
5 -STPCLK -SLP AH30 STPCLK EDGCTRL AH28 330
R45
5 -SLP -FLUSH SLP THERMTRIP VID0
R44 330 AE37 AL35
FLUSH VID[0] VID0 17
-CPUINIT AG33 AM36 VID1 VCCP
5 -CPUINIT INIT VID[1] VID1 17
AE35 AL37 VID2 C58
IERR VID[2] VID2 17 .1u
R10 330 E33 AJ37 VID3
VREF0 VID[3] VID3 17
F18 AK36 VID4
VREF1 **VID[4] VID4 17
K4 AL33
CPUVREF R6 VREF2 TCK AN35 L15
V6 VREF3 TDI AN37 4.7uH
AD6 VREF4 TDO AK32 SMD 1206
C48 C51 VTT AK12 VREF5 TMS AN33
.1u .1u VREF6 TRST
AK22 W33 C105
AD36 VREF7 PLL1 U33 22uF
Z36 VCC_1.5V PLL2 E21
VCC2_5 VCC_2.5V RSRVD48
JP1 AB36 E27
VCC_CMOS RSRVD49 SLEWCTRL 9
1 AH20 S35
NC/VTT* RSRVD51 RTTCTRL 9
2 AK16 AN11 VTT C109
3 AL13 NC/VTT* *NC/VTT AN15
AL21 NC/VTT* *NC/VTT G35
PIN.3JJ W35 NC/VTT* *NC/VTT G37
A .1u A
AM2 NC/PU** *NC/VTT Y33 CLKREF
C131 C44 C111 GND/NC* *GND/CLKREF
AB2
.1u .1u .1u EXTRIO**
SOCKET 370
J E T W A Y I N F ORMATION
VCC_CMOS Intel JC1 JC2 JC3 JC4
VCC_CMOS
R38 Old short open open 2-3 NMI 1 2 C187 1u
C46 C11 Title
New open short open 2-3 JC1 SOCKET 370
.1u .1u NC-2.7K
Cyrix short open short 1-2 Size D o c u m e n t Number Rev
B J-695AS 0.1

Date: M o n d a y , D e c e m b e r 1 1, 2000 Sheet 2 of 22
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1




VTT
D[0..63] D[0..63] 2,9




M14




M16




M22



M13



M11
N13


N14


N15

C18


H21




C22

N24



N12
A14


E15




E12



E24
A26
F19
F21
L15




L12
U9




J24
R91




A1




E3
H6

C5




C9
F6




F8
J3
75 1%
D0 B22 K6 A_D0 Place 0603 package




GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
D0 AD0 A_D0 5,10,11,22
D1 D22 K2 A_D1 GTLVREFB close to chipset
D1 AD1 A_D1 5,10,11,22
D2 E21 K4 A_D2
D2 AD2 A_D2 5,10,11,22
D3 A22 K3 A_D3 C176 C174
D3 AD3 A_D3 5,10,11,22
D4 D21 K5 A_D4 .1u .1u R92
D4 AD4 A_D4 5,10,11,22 150 1%
D5 C21 J1 A_D5
D5 AD5 A_D5 5,10,11,22
D6 A21