Text preview for : CDX-C6850.pdf part of Sony CDX-C6850 CDX-C6850



Back to : CDX-C6850.rar | Home

CDX-C6850
SERVICE MANUAL
US Model Canadian Model

SPECIFICATIONS
AUDIO POWER SPECIFICATIONS (US Model) POWER OUTPUT AND TOTAL HARMONIC DISTORTION 17 watts per channel minimum continuous average power into 4 ohms, 4 channels driven from 20 Hz to 20 kHz with no more than 1% total harmonic distortion. Other Specifications CD player section
System Signal-to-noise ratio Frequency response Wow and flutter Laser Diode Properties Material GaAlAs Wavelength 780 nm Emission Duration Continuous Laser output power Less than 44.6 µW* * This output is the value measured at a distance of 200 mm from the objective lens surface on the Optical Pick-up Block. Compact disc digital audio system 90 dB 10 ­ 20,000 Hz Below measurable limit

Model Name Using Similar Mechanism CD Drive Mechanism Type Optical Pick-up Name

CDX-C5750/C5850 MG-363T-121 KSS-521A

Power amplifier section
Speaker outputs (sure seal connectors) Speaker impedance 4 ­ 8 ohms Maximum power output 40 W × 4 (at 4 ohms) Outputs

General
Outputs Line outputs (2) Power antenna relay control lead Power amplifier control lead Telephone ATT control lead Bass ±8 dB at 100 Hz Treble ±8 dB at 10 kHz 12 V DC car battery (negative ground) Approx. 178 × 50 × 185 mm (7 1/8 × 2 × 7 3/8 in.) (w/h/d) Approx. 182 × 53 × 162 mm (7 1/4 × 2 1/8 × 6 1/2 in.) (w/h/d) Approx. 1.2 kg (2 lb. 10 oz.) Parts for installation and connections (1 set) Front panel case (1)

Tone controls

Tuner section
FM

Power requirements Dimensions

Tuning range Antenna terminal Intermediate frequency Usable sensitivity Selectivity Signal-to-noise ratio

87.5 ­ 107.9 MHz External antenna connector 10.7 MHz 10 dBf 75 dB at 400 kHz 65 dB (stereo), 68 dB (mono) Harmonic distortion at 1 kHz 0.7% (stereo), 0.5% (mono) Separation 35 dB at 1 kHz Frequency response 30 ­ 15,000 Hz
AM

Mounting dimensions

Mass Supplied accessories

Design and specifications are subject to change without notice. 530 ­ 1,710 kHz External antenna connector 10.71 MHz/450 kHz 30 µV

Tuning range Antenna terminal Intermediate frequency Sensitivity

FM/AM COMPACT DISC PLAYER
MICROFILM

­1­

SECTION 4 DIAGRAMS
4-1. IC PIN DESCRIPTION
· IC801 MB90574PFV-G-179-BND (SYSTEM CONTROL) Pin No. Pin Name I/O 1 LD ON O Laser ON/OFF control output 2 3 4 5 6 7 8 9 ­ 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 ­ 48 49 50 51 52 53 54 55 FOK XLAT25 DATA25 XRST GFS NIL VCC NIL FLS SI/NOSE1 LCD SO/FLS SO LCD CKO BEEP NIL SQ SI NIL SQ CKO UNI SI UNI SO UNI CK C IN SIRCS TXT SI NIL TXT CKO CLOK25 SYSRST DEEMPH AMP ATT MD ON VSS C CD ON BUS ON AD ON DVCC DVSS NIL ANGLE AVCC AVRH AVRL AVSS KEY IN0 ­ 2 RC IN0 QUALITY NIL MPDH S-METER VCC NS MASK I O O O I -- -- -- I O O O -- I -- O I O I/O I I I -- O O O O O O -- -- O O O -- -- -- O -- -- -- -- I I I -- I I -- O Focus OK signal detection input CD signal processing latch output CD signal serial data output Reset output to CD signal processor IC. GFS signal detection input Not used. (Connect to ground in this set.) Power supply pin (+5 V) Not used. (Open) Front panel attachment detection input LCD serial data output LCD serial clock output BEEP output Not used. (Open) Sub Q data input Not used. (Connect to ground in this set.) Sub Q read clock output BUS system serial interface input BUS system serial interface output BUS system serial clock input/output Track jump No. count input Remote commander input CD-TEXT data input Not used. (Connect to ground in this set.) CD-TEXT data read clock output CD signal processing serial clock output System reset output De-emphasis output Power amplifier attenuator control output CD mechanism power control output Ground Power stabilization capacitor pin CD power control output BUS ON control output Power control output of A/D conversion. VREF input of D/A converter. Ground of D/A converter. Not used. (Open) LCD view angle alignment output (Not used in this set.) Analog power supply pin (+5 V) VREF + input of A/D converter. VREF ­ input of A/D converter. Analog ground Key input 0 ­ 2 Rotary commander input 0 Not used in this set. Not used. (Connect to ground in this set.) Tuner multi path input (Not used in this set.) S-meter voltage detection input Power supply pin (+5 V) Not used in this set. Pin Description

­ 20 ­

Pin No. 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88, 89 90 91 92 93 94 95 96 97 98 99 100 101 102, 103 104 105 106, 107 108 109 110 111

Pin Name AMP ON TXT ON VOL ATT NIL ATT RC IN1 TU ATT VSS NIL SSTOP TEST DAVN FM ON/AM ON TU ON SDA SCL NOSE2 X1A X0A SCOR BU IN DQSY CD SENS KEY ACK TEL ATT ST/MONO SEEKOUT SD IN WIDE NARROW HSTX MD2 MD1, 0 RESET VSS X0 X1 VCC COM8V ON NIL AREA1 AREA2 AREA3 BAND ACC IN PH3, 2 LCD CE FLS W RE IN0, 1 ILL ON PW ON NIL ANT REM

I/O O O O -- O I O -- -- I I I O O I/O O I O I I I I I I I I/O O I O O -- -- -- I -- I O -- O -- I I I I I I O I I O O -- O

Pin Description Power amplifier power control output Reset output to CD-TEXT decoder IC. Electric volume mute control output Not used. (Open) System attenuate control output Rotary commander shift key input 1 Tuner attenuate output (Not used in this set.) Ground Not used. (Open) IF counter result signal detection input of PLL. Test mode initial setting detection input RDS IC data acquisition detection input (Fixed at "L" in this set.) FM ON output Tuner power control output I2C BUS serial data input/output I2C BUS serial clock output Front panel OPEN detection input (Not used in this set.) Sub ceramic oscillator output (32 kHz) Sub ceramic oscillator input (32 kHz) SCOR signal detection input Backup power detection input CD-TEXT data setting completion signal detection input CD SENS signal detection input Key input acknowledge Telephone attenuate detection input Tuner stereo signal detection input/forced monaural output SEEK output Signal detector input WIDE/NARROW select output (Not used in this set.) WIDE/NARROW select output (Not used in this set.) Hardware standby input (Connect to pin (ş (RESET).) Operation mode input (Connect to ground in this set.) Operation mode input (Connect to VCC in this set.) Reset input Ground Main ceramic oscillator input (4.19 MHz) Main ceramic oscillator output (4.19 MHz) Power supply pin (+5 V) COM 8V control output Not used. (Open) Destination select input 1 (Fixed at "L" in this set.) Destination select input 2 (Fixed at "L" in this set.) Destination select input 3 (Fixed at "H" in this set.) Not used in this set. Accessory power detection input Disc insertion detection photo sensor input (Not used in this set.) LCD chip enable output Flash write input (Fixed at "H" in this set.) Rotary encoder input Illumination power control output System power control output Not used. (Open) ANT REMOTE power control output

­ 21 ­

Pin No. 112, 113 114 115 116 117 118 119 120

Pin Name NIL CD LD CD EJ L SW IN SW/(PH1) D SW VSS SELF SW/(IN SW)

I/O -- O O I I I -- I

Pin Description Not used. (Open) Loading motor control output (Loading direction) Loading motor control output (Eject direction) Sled limit switch detection input Disc insertion detection input DOWN switch detection input Ground Disc self store detection input

­ 22 ­

CDX-C6850

4-6. SCHEMATIC DIAGRAM -- CD MECHANISM SECTION -- · Refer to page 28 for Waveforms. · Refer to page 48 for IC Block Diagrams.

note: · Voltage and waveforms are dc with respect to ground under no-signal conditions. no mark : CD PLAY : Impossible to measure

­ 31 ­

­ 32 ­

(Page 37)

CDX-C6850
4-8. SCHEMATIC DIAGRAM -- MAIN SECTION (1/2) -- · Refer to page 48 for IC Block Diagrams.

(Page 32)

(Page 39)

­ 37 ­

­ 38 ­

note: · Voltage is dc with respect to ground under no-signal (detuned) condition. no mark : FM ( ) : AM < > : CD PLAY

CDX-C6850
4-9. SCHEMATIC DIAGRAM -- MAIN SECTION (2/2) -- · Refer to page 50 for IC Block Diagrams.
(Page 38)

(Page 47)

­ 39 ­

­ 40 ­

note: · Voltage is dc with respect to ground under no-signal (detuned) condition. no mark : FM ( ) : AM < > : CD PLAY

CDX-C6850

4-11. SCHEMATIC DIAGRAM -- DISPLAY SECTION --

(Page 47)

note: · Voltage is dc with respect to ground under no-signal (detuned) condition. no mark : FM

­ 43 ­

­ 44 ­

CDX-C6850

4-13. SCHEMATIC DIAGRAM -- RELAY SECTION --

(Page 43)

(Page 40)

­ 47 ­

· IC Block Diagrams IC1 CXD2507AQ
XLON SPOD SPOC SPOB SPOA CLKO VDD XLTO DATO CNIN SEIN CLOK XLAT

IC402, 403 TDA8574

64 63 62 61 60 59 58 57 56 55 54 53 52

VCCL 1 INL 2
5 51 50 49 48 47 46 45 44 43 42 41 40 DATA XRST SENS MUTE SQCK SQSO EXCK SBSO SCOR VSS WFCK EMPH

FOK MON MDP MDS LOCK TEST FILO FILI PCO VSS AVSS CLTV AVDD

1 2 3 4 5 6 7 8 9 10 11 12 13

SERVO AUTO SEQUENCER

BUFFER

VCCL

16 CL+ 15 CL­

SVRL 3 BUFFER

14

CPU INTERFACE

SUB CODE PROCESSOR 4 DIGITAL CLV

LIFT AMP

REFERENCE

DIGITAL PLL

EFM DEMODULATOR

VCCL SIGNAL AMP

14 LGND 13 OUTL

INML 4 VCCR INMR 5

3 ASYMMETRY CORRECTOR 5 D/A INTERFACE DIGITAL OUT 39 DOUT

12 OUTR SIGNAL AMP REFERENCE 11 RGND

16K RAM

ERROR CORRECTOR 3

CLOCK GENERATOR

RF BIAS ASYI ASYO ASYE

14 15 16 17 18

6

38 37 36 35 34

C4M FSTT XTSL XTAO XTAI

BUFFER SVRR 6 INR 7 VCCR 8 BUFFER

VCCR LIFT AMP 10 CR­ 9 CR+

WDCK 19

33 MNTO

20 21 22 23 24 25 26 27 28 29 30 31 32

IC3 BA6796FP-T1
OP IN ­ OP IN + CH2-IN

LRCK PCMD BCLK

CH3-IN

GTOP XUGF XPCK VDD GFS RFCK C2PO XROF MNT3 MNT1

CH1-IN

CH1 +

28

27

26

25

24

23

22

21

20

19

CH1 ­

VREF

CH3

CH2

CH2 +

18

17

16

15

LEVEL SHIFT

VCC LEVEL SHIFT

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

LEVEL SHIFT

THERMAL SHUT DOWN

LEVEL SHIFT

LOGIC CTL1 CTL2 FWD REV

V/I

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

1

2

3

4

5

6

7

8

9

10

11

12

13

14

CTL1

CH5 ­

CH4 +

CH3 +

CH4-IN

OPOUT

­ 48 ­

CH3 ­

CTL2

REV

TRAY

CH4

FWD

GND

COM

CH2 ­

VCC

CH1

IC2 CXA1782BQ
PHD 2 PHD 1 RF M RF O

PHD

RF I

CC1

CC2 IIL

36

35

34

33

32

31

30

29

28

27 26 25

APC

LEVEL S

FOK

MIRR RF IV AMP1 DFCT

FOK 24 23

LD

CP

CB

SENS C.OUT

TTL

TTL RF IV AMP2 FE BIAS 37 TTL IIL DATA REGISTER INPUT SHIFT REGISTER ADDRESS DECODER FE AMP

22 21 20

XRST DATA XLT CLK

IIL IIL OUTPUT DECODER 19

F

38 F IV AMP TOG1-3 BAL1-3 FZC COMP FS1-4 TG1-2 TM1-7 PS1-4

E

39

18

VCC

E IV AMP EI 40 TE AMP BAL1 BAL 3 BAL2

HPF COMP VEE

LPF COMP

TRACKING PHASE COMPENSATION TM6

ISET

17

ISET

41 TG1 16 TOG1 TOG2 TOG3 TM5 TM4 TZC COMP FCS PHASE COMPENSATION TM3 WINDOW COMP ATSC DFCT DFCT TM1 FS1 TM7 FS2 13 TA O TM2 14 SL P 15 SL O SL M

TED 42

LPFI 43 TEI 44

ATSC 45 TZC 46

TDFCT 47 TG2

VC

48

FS4

1 FEO

2 FEI

3 FDFCT

4 FGD

5 FLB

6 FE O

7 FE M

8 9 SRCH TGU

10 TG2

11 FSET

F SET

12 TA M

­ 49 ­

IC401 TDA7462D

PAUSE DETECT INPUT GAIN & AUTO ZERO TREBLE/ BASS CONTROL CIRCUIT FRONT FADER

28 27 26 25 24 23

SE3L SE3R MUTE SDA SCL PAUSE

SE1L SE1R MD+ MD­ CDL+ CDL­ CDR­ CDR+ PDR PDGND PDL SE2L SE2R

1 2 3 4 5 6 7 8 9 10 11 12 13

FRONT SIDE SELECTOR

LOUDNESS CONTROL CIRCUIT

VOLUME CONTROL CIRCUIT

SOFT MUTE

VOICE BANDPASS HP LP

22 OUT FL

INPUT MULTIPLEXER & MIXING STAGE

FRONT FADER COMPANDER REAR FADER LOUDNESS CONTROL CIRCUIT

21 OUT FR

REAR SIDE SELECTOR

20 OUT RL

INPUT GAIN

REAR FADER

19 OUT RR

BEEP

SUBWOOFER LP

FADER 18 SUBOUT+ 17 SUBOUT­ SDA

SUBWOOFER OUT IIC BUS

DIGITAL CONTROL CIRCUIT

SCL 16 VDD 15 GND

CREF 14

POWER SUPPLY

IC702 PCM1717E-S

IC901 BA4903

XTI DGND VDD

1 2 3

CLK CONTROL

20 XTO 19 CLKO

5.7V

LRCIN 4 DIN BCKIN ZERO 5 6 7

INPUT INTERFACE

18 ML/MUTE MODE CONT ROL 17 MC/DM1 16 MD/DM0 15 RSTB 14 MODE

ON ­ +

ON + ­

DIGITAL FILTER

THERMAL SHUT DOWN

REGULATOR VREF

NOISE SHAPER 5LEVE DAC LOWPASS FILTER CMOS AMP 5LEVEL DAC LOWPASS FILTER CMOS AMP
1 AMP ON

CIRCUIT ON 2 AMP OUT 3 GND

OVER VOLTAGE PROTECT

4 VCC

D/C R

8

13 D/C L 12 VOUTL 11 VCC

5 VDD OUT

VOUTR 9 AGND 10

­ 50 ­

IC601 TDA7427AD1

28 LPOUT VDD1 LP FM LP HC LP AM V REF 1 2 3 4 INLOCK DETECTOR TEST LOGIC SWITCH LP1/LP2 CHARGE PUMP PHASE COMP 11 BIT PROG COUNTER SWITCH SWM/DIR 6 BIT PROG COUNTER SWITCH SWM/DIR PRE COUNTER :32/33 SWITCH AM/FM 27 VDD2 26 GND AM

25 AM IN

LCL/DX SEEK NIL MONO

5 6 7 8

24 FM IN

PORT EXTENSION

23 NC

OSCIN 9 OSCOUT 10 NC 11 SCL 12 SDA 13 BUS INTERFACE I2C

REF OSCILLATOR

16 BIT PROG COUNTER

SUPPLY & POWER ON RESET

22 GND D 21 VDD1 20 ADDR 19 HFREF 18 AMOSC

14 BIT PROG COUNTER

TIMER

CONTROL

SWITCH OUT

17 DOUT/INLOCK

IF AM 14

SWITCH AM/FM

11-21 BIT PROG COUNTER

16 SSTOP 15 IF FM

IC703 LC89170M-T

IC803 BA8270F-E2

VDD EXCK 1 14 VDD

BUS ON 1

BUS ON SWITCH RESET SWITCH BATTERY SWITCH

14 VCC

CPU INTERFACE

RST 2
SBSO 2 32 WORD X 8 BIT DUAL PORT RAM CRC CHECKER 13 DQSY

SCOR 3

12 SRDT

BATT 3

13 12 11 10

RST BUS ON CLK IN BU IN

WFCK 4

11 SCLK

MCK 5

XMODE 6 GND 7

TIMING & SYNCHRONIZATION SIGNAL PROTECTION

10 SW2

CLK 4 VREF 5 DATA 6 GND 7

9 DATA IN 8 DATA OUT

9 SW1

8 TEST

­ 51 ­