Text preview for : CM-H777.PDF part of Sony CM-H777RC Radio-telephone Sony CM-H777RC, CM-H888RC Schematics



Back to : SHEMA157.ZIP | Home

CM-H777RC/H888RC
AMPS

MICROPHONE

RECEIVER

CM-H777RC/H888RC

5-1. FRAME SCHEMATIC DIAGRAM

<3 +B GND FRONT ASSY BATTERY 2> >2 >1 J2 1> >2 >1 TEMP DET

<2

<1

J201

>5 >1 >3 >4 >2 >6 >7 >8 >9 >10 >11 >12 >13 >14 J1 J3 +B GND EP (­) EP (+) CHG-C EXT +B VBC EXT +B VPP RX DATA EXT PS SW EXT A. M TX DATA ID VDD GND RECEIVE AUDIO GND TRANSMIT AUDIO

>19

>22

>20

MIC201

MIC201 MIC

GND

SECTION 5 DIAGRAMS

­ 18 ­
LOGIC ANTENNA MATCHING NETWORK RADIO

I/F

MAIN

+B +B +B GND SCAN3 SCAN2 SCAN1 SCAN0 RIN5 RIN4 RIN3 RIN2 RIN1 RIN0 GND MIC CHARGE-DET R-LED BL-C LCD-CE VDDB RESET PS SW LCD-CLK LCD-SID VDD GND CHARGE-IN CHARGE-IN CHARGE-IN

1> 2> 3> 4> 5> 6> 7> 8> 9> 10> 11> 12> 13> 14> 15> 16> 17> 18> 19> 20> 21> 22> 23> 24> 25> 26> 27> 28> 29> 30>

>1 >2 >3 >4 >5 >6 >7 >8 >9 >10 >11 >12 >13 >14 >15 >16 >17 >18 >19 >20 >21 >22 >23 >24 >25 >26 >27 >28 >29 >30

+B +B +B GND SCAN3 SCAN2 SCAN1 SCAN0 RIN5 RIN4 RIN3 RIN2 RIN1 RIN0 GND MIC CHARGE-DET R-LED BL-C LCD-CE VDDB RESET PS SW LCD-CLK LCD-SID VDD GND CHARGE-IN CHARGE-IN CHARGE-IN

ANTENNA

· IC Block Diagrams ­ RAGIC Board ­ U2 AT29LV010A-15TC1

OE, CE & WE LOGIC DATA BUS A11 A9 A8 A13 A14 NC WE VCC NC A16 A15 A12 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/O0 A0 A1 A2 A3

DATA LATCH INPUT/OUTPUT BUFFERS ADDRESS BUS Y DECODER X DECODER

Y-GATING OPTIONAL BOOT BLOCK (8K BYTES) MAIN MEMORY (112K BYTES) OPTIONAL BOOT BLOCK (8K BYTES)

U3

MB3805APFV-G-BND
GND4 GND6 GND3 GND5 OUTB OUTA VCC4 VO1 CLK IN1 IN2 IN3

36 FB 37 BP 38 IN 39 SB 40

35

34

33

32

31

30

29

28 27 26 25 24 23 22 21

SPEAKER AMP BLOCK

SOUNDER BLOCK

VO2 VO3 VO0 VCC5

20 NC CT4 41 POR OUT 42 DETECTOR & REVERSION BLOCK OF POWER SUPPLY 19 18 17 16 15

POWER ON RESET BLOCK

VCC3 TOUT CT3 CT2 CLR

CT1 ON1 ON2 OFF VCC2

43 44 45 46 47

ON/OFF SWITCH BLOCK

REFERENCE VOLTAGE CIRCUIT 14 GND2 13 GND1 POWER SUPPLY SWITCH

REG 1 NC 48 1
OUT1

REG 4

REG 2

REG 3

2
NC

3
OUT4

4
VCC1

5 6 7
OUT2 NC CTL2

8 9 10
OUT3 NC CTL3

11
OUT5

12
VREF

­ 19 ­

U5

AK2334
EXP3 DTMFOUT SPCNT CRON TXE SDATA SCLK STROBE RSTB AGNDIN RAGND TAGND RTONE DEM3 DEM1 DEM2 EXP1 EXP2 BIAS

80 1 ALCVDD ALCVSS RPLVSS RPLVDD TPLVSS TPLVDD RAVSS RAVDD TAVSS TAVDD DVSS DVDD ULALM RXPDP RXPDN RXCLK RXMC 41 47 30 25 32 38 79 75 61 65 23 24 33 29 28 27 26

2

71 70 69 72

17 44 43 15 16 14 13

4

3

5

74 VR8

73 DTMF GEN S7 + ­ AMP2 77 REC1

VREF/BIAS AGND ­ MSELI + AAF1 AMP1 COS+RDATA LPF VR7

REGISTER

S5

S1 VR1 ADD S6 S15 VR2 S9 S20

RX BPF

D/E

EXPAND

S19 + AMP3 ­ S17 + AMP4 ­ S18

78 EXTOUT

76 REC2

RSW SMF1 CMP1

19 RDATA 6 RDCAP

RXSYNTH S14

SAT BFP1

SAT NPATH

SAT BFP2

SMF2

CMP2

NC 31 TXPDN 36 TXCLK 35 TXPDP 37 TXMC 34 MODOUT 55 SMF3 S16 VR3 TDATA LPF SUM S2 TXSYNTH S3 VR5 S4 SPLAT S9 LIMITER VR9 TEST1 P/E VR4 S11 COMPRES COS+ TXBPF AAF2 MUX DATA REMAKE TSATLPF VR6 SATDATA REMAKE SATNPATH CLKDIV

OSC

20 9 11 12 21

SATOUT CKSEL OSCOUT OSCIN CPUCK

CLK DIVIDE

22 MCLK

42 TDATA VR10 64 66 67 68 S13 63 EXTIN 62 MEMIN 7 NC TONEIN MIC2 MIC3 MIC1

S6

S13 AMP5 + ­

LODAC S10 STIN 39 NC 10 40
STOUT

DTX

ALC

TSS

ALCDAC S12

8
LOREF

18
DTXOUT

58 53 52 51
DTXIN ALCIO ALCI VREFO

50 49 54
ALCOUT NVREF PVREF

45 46
TSSO TSSI

48 56
ALCREF COMP2

57
COMP1

59 60
COMPIN TXBPF

U8A

AT24C32N-10SI-2.7
8 VCC 7 WP 6 SCL EN H.V. PUMP/ TIMING

U302 TA31181FN
MIX SEL CLK SEL MIX IN MONI DET IN 14 AF OUT 13 RSSI AMP + ­ GND IF OUT 15 VCC2 CLK

LPF

START/ STOP LOGIC SERIAL LOAD CONTROL DEVICE COMP ADDRESS LOGIC COMPARATOR
LOAD

24

23

22 21 20

BS

19

18

17

16

CONTROL MIXER

DETECTOR

IF AMP

A0 1 A1 2 A2 3

INC

DATA RECOVERY X DECODER EEPROM SERIAL MUX

R/W

DATA WORD ADDRESS/ COUNTER Y DECODER

LOCAL OSCILLATOR 1 OSC IN 2 OSC OUT 3 VCC1 4 DEC 5 MIX OUT

BAND-PASS FILTER 6 BPF IN 7 REF 8 NF

RSSI

9 RSSI

10 11 R-DET IN+ R-DET IN­

12 R-DET OUT

D IN VSS 4 D OUT

D OUT/ ACK LOGIC 5 SDA

­ 20 ­

U306

MB15U10PFV-G-BND
PO/LD AGND VDD2 ISET DO2 fin 2 CLOCK 11 DATA 12

Vr

20 I SET

19

18

17

16

15

14

13

LE

CHARGE PUMP OLA, B SELECT CIRCUIT

CR2

SHIFT REGISTER (21 BIT)

P0

PHASE COMPARATOR No.2 MAIN COUNTER No.2 (BINARY 17BIT) MAIN COUNTER No.1 (BINARY 17BIT) 17 BIT LATCH COMPARSION DIVIDER No.2 17 BIT LATCH COMPARSION DIVIDER No.1

LATCH SELECT

÷1/÷2

REFERENCE COUNTER (BINARY 12BIT)

14 BIT LATCH REFERENCE DIVIDER

10 BIT LATCH

CR1, 2 OLA, B P0 P1, 2, 3

P1, 2, 3

SELECT CIRCUIT

PHASE COMPARATOR No.1 POWER SAVE No.1

CHARGE PUMP

CR1

POWER SAVE No.2

1 P1/fp1

2 P2/fp2

3 4 DO1 VDD1

5 6 7 8 9 PS fin 1 DGND OSCIN P3/fr2

10 OSCOUT

U405
V IN 6

TK11240BMCL
GND 5 V OUT 4

THERMAL PROTECTION BANDGAP REFERENCE + ­ 1 C 2 GND + ­

3 N.BYPASS

­ 21 ­

5-2. NOTE FOR PRINTED WIRING BOARDS AND SCHEMATIC DIAGRAMS
Note on Schematic Diagram: · All capacitors are in µF unless otherwise noted. pF: µµF 50 WV or less are not indicated except for electrolytics and tantalums. · All resistors are in and 1/4 W or less unless otherwise specified. · U : B+ Line. · Power voltage is dc 5.8 V and fed with regulated dc power supply to 3 (EXT +B) pin of the jack connector (J1). · Voltages are dc with respect to ground in TEST mode. · Voltages are taken with a VOM (Input impedance 10 M). Voltages variations may be noted due to normal production tolerances. · Waveforms are taken with a oscilloscope. Voltage variations may be noted due to normal production tolerances. · Circled numbers refer to waveforms. · Signal path. N : RX O : TX Note on Printed Wiring Boards: · X : parts extracted from the component side. · b : Pattern from the side which enables seeing. (The other layers' patterns are not indicated.) Caution: Pattern face side: (Conductor Side) Parts face side: (Component Side) Parts on the pattern face side seen from the pattern face are indicated. Parts on the parts face side seen from the parts face are indicated.

· Waveforms
1 U307 3 (O/P) 2 U1A @· (X2)

1.2 Vp-p

3.6 Vp-p

14.4 MHz

7.68 MHz

­ 22 ­

CM-H777RC/H888RC
5-2. PRINTED WIRING BOARD ­ RF/LOGIC Section ­

· Semiconductor Location
Ref. No. CR2 CR3 CR4 CR5 CR401 CR402 CR403 Location I-7 C-14 G-3 G-4 G-13 E-11 E-11 Ref. No. Q7 Q8 Q301 Q303 Q304 Q401 Q402 Q403 Q405 Location G-7 G-6 I-13 I-10 H-9 G-13 F-12 G-11 G-12 Ref. No. U1A U2 U3 U5 U8A U301 U302 U306 U405 Location H-6 I-3 D-4 D-6 E-5 I-11 I-8 H-11 G-11

Note: · This board is four-layer printed board. However, the patterns of layers 2 and 3 have not been included in the diagram.

­ 23 ­

­ 24 ­

CM-H777RC/H888RC

5-3. SCHEMATIC DIAGRAM ­ RAGIC Board (1/2) (RF Section) ­ · See page 22 for Waveforms. · See page 20 and 21 for IC Block Diagrams.

(Page 28)

(Page 27)

­ 25 ­

­ 26 ­

CM-H777RC/H888RC
5-4. SCHEMATIC DIAGRAM ­ RAGIC Board (2/2) (LOGIC Section) ­ · See page 22 for Waveforms. · See page 19 and 20 for IC Block Diagrams.

(Page 31)

(Page 26)

(Page 25)

­ 27 ­

­ 28 ­

CM-H777RC/H888RC

5-6. SCHEMATIC DIAGRAM ­ I/F Section ­

(Page 28)

­ 31 ­

­ 32 ­