Text preview for : Inventec_ONTARIO-SL.pdf part of . Various Inventec ONTARIO-SL . Various Inventec_ONTARIO-SL.pdf
Back to : Inventec_ONTARIO-SL.pdf | Home
THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC
CORPORATION AND SHALL NOT BE REPODUCED, COPIED, OR USED IN WHOLE OR
IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT
WRITTEN PERMISSION, INVENTEC CORPORATION 2010 ALL RIGHT RESERVED
HSF Property : Halogen free
ONTARIO SL
MB
WS BUILD
2011.10.17
EE DATE POWER DATE
DRAWER
DESIGN
Lin,Beck
Lin,Beck
2011-Jan-20
2011-Jan-20
Lan,CF
Lan,CF
2011-Jan-20
2011-Jan-20
INVENTEC
CHECK Lin,Beck 2011-Jan-20 Lan,CF 2011-Jan-20 TITLE
RESPONSIBLE Liu,Ricky 2011-Jan-20 Liang,S.F. 2011-Jan-20 ONTARIO-SL
COVER PAGE
SIZE = 3 VER : A01 SIZE CODE DOC. NUMBER REV
2011-Jan-18 2011-ECO-00687 A FILE NAME : ONTARIO A3 CS Model_No 000
DATE CHANGE NO. REV P/N 6050A2498201 SHEET 1 OF 46
TABLE OF CONTENTS
PAGE PAGE
1. COVER PAGE 24. DP0
2. INDEX 25. DP1
3. BLOCK DIAGRAM 26. WLAN/BT
4. POWER BLOCK DIAGRAM 27. TPM
5. POWER ON SEQUENCE 28. SATA FLASH
6. POWER ON SEQUENCE 29. LAN_RTL8111DP-VC
7. POWER DC-IN 30. RJ45
8. POWER P5V0AL 31. SIO_IT8721
9. POWER P3V3A/P5V0A 32. FAN CONTROLLER_IT8500E
33. USB3.0 CONTROLLER
10. POWER P1V8S/P0V75S/P1V5S
34. USB3.0 CONN
11. POWER P1V1A/P1V0A/P1V1S 35. PIN HEADER
12. POWER PVCORE/PVCORE_NB 36. USB CONN
13. POWER P5V0S/P3V3S/P1V5S 37. TO I/O BOARD CONN
14. APU FT1 1 38. LLDP
15. APU FT1 2 39. SCREW
16. APU FT1 3 40. EMI
17. APU FT1 4 41. IO BOARD COVER PAGE
18. DDR3-SODIMM 42. CODEC REL_ALC269
19. FCH1
43. AUDIO JACK / POWER SW
20. FCH2 44. INT. SPEAKER
21. FCH3 45. USB CONN
22. FCH4 46. TO M/B CONN
23. STRAP OPTION / THERMAL / RTC
INVENTEC
TITLE
ONTARIO-SL
index
SIZE CODE DOC. NUMBER REV
A3 CS Model_No 000
CHANGE by Drawer_Name 19-Oct-2011 SHEET 2 OF 46
LTDP0
Display Port0 AMD APU
P.26 1066/1333 MHz
Ontario SO-DIMM
P.18
LTDP1 413 19mmX19mm
Display Port1
BGA FT1 P.14-17
P.25
X4 UMI
SATA 0
SATA FLASH
P.29
P.33
LAN
PCIE 1
REALTEK RJ45
USB3.0_0 RTL8111DP_VC P.34
CONN USB3.0
NEC PCIE 2
uPD720200AF1
USB3.0_1 P.36
CONN
AZALIA AUDIO CODEC HEAD
REL_ALC269 PHONE
X2
AMD FCH P.32 P.32
Hudson E1
WLAN PCIE 0 605 23x23mm MIC
Mini Card P.32
USB CONN P.27
BGA
P.31
MONO INT.
SPEAKER
BLUE TOOTH
USB 12
BIOS
USB 9
USB 7
USB 5
SPI
WLAN
CONN
CONN
Flash ROM
P.22
P.27 P.27 P.39 P.39
USB
P.20-23
USB 11
USB 10
USB 4
USB 6
CONN
LPC
CONN
P.38 P.38 P.39 P.39
TPM SIO
INFINEON ITE_IT8721F_DX
SLB9635TT1.2
P.28 P.35
INVENTEC
9 pin header TITLE
ONTARIO-SL
FULL block diagram
SIZE CODE DOC. NUMBER REV
A3 CS Model_No 000
CHANGE by Drawer_Name 21-Sep-2011 SHEET 3 OF 46
Power Block Diagram
PVBAT PVCORE
P1V5S
+12V ~ +19V
ADAPTER VCORE
PVCORE_NB
V NB AON7410
V10PWRGD
SLP_S3_3R
MAX17811GTL+
P1V5 P0V75M_VREF P0V75S
1.5V
SLP_S3#_3R
SLP_S5#_3R TPS51216RUKR
P1V0S
1V
SLP_S3#_3R
TPS51218DSCR
P3V3A P1V1A
P1V1S
APL5325
P3V3A
P3V3S AT1530F11U
P3V3S
3V/5V AO6402AL P1V8S
SLP_S3_3R
PVBAT
AT1530F11U
P5V0A P5V0S P3V3S
TPS51123
AO6402AL
SLP_S3_3R
INVENTEC
TITLE
ONTARIO-SL
POWER ON SEQUENCE
SIZE CODE DOC. NUMBER REV
A3 CS Model_No 000
CHANGE by Drawer_Name 21-Sep-2011 SHEET 4 OF 46
POWER ON SEQUENCW REQUIRED.
HUDSON-M2
1. +V3.3A RAMP BEFORE +V1.1A
2. +V3.3S RAMP BEFORE +V1.1S
3. +V1.8S RAMP BEFORE +V1.1S 10mS
4. +V3AL ramping down tima > 300uS SB_PWRGD
5. 50uS <= ALL POWER RAILS EXPECT V3AL <= 40mS
6. 100uS <= V3AL <= 40mS 5ms
ALL_PWGD_IN
VRM_PWRGD
1. GRUOP A (VDDIO,VDDA) ramp before GROUP B GROUP B
(VDD_RUN, VDDNB_RUN, VDDP, VDDR)
+APU_VDD
+VDDNB
5ms
APU_PWEN
+V1.05S_PG
+V1.05S
5ms
CPU_PWEN
+V1.1S
CORE_PWEN_D# 5ms
GROUP A
+V1.8S/+V1.5S
+V3S/+V5S
CORE_PWEN
CORE_PWEN#
CPU MEM CTL & SLP_S3#
DDR3_SODIMM PWRS
M_VREF/+0.75S
+V1.5_DDR
RESUME_PWEN
SLP_S5#
SB_PWRBTN#
CPU_THM/SB/SB_SCL1/2
SB_KB/SPI/LPC ROM PWRS RSMRST#
+V1.1A
+V1.1A_EN
+V3A/+V5A
ALWAYS_PW_EN
POWER BUTTON PRESSED
KBC IS READY EC_PWRBTN#
AC_OK
(AC_IN DETECT)
KBC IS POWERED
BY +V3AL +V3AL/+V5AL
INVENTEC
+VIN/+19V TITLE
ONTARIO-SL
POWER
SIZE CODE DOC. NUMBER REV
A3 CS Model_No 000
CHANGE by Drawer_Name 6-Oct-2011 SHEET 5 OF 46
PVBAT -6 P5V0AL-5
P1V5 P0V75S 3 POWER SEQUENCE
P5V0A -3 P0V75M_VREF
EN
P3V3A P1V1A -2 3
EN
P3V3A -3
MOS PVBAT P1V5 2
+V5AUXON -4 PVBAT PVCORE_NB 6
EN
SLP_S5#_3R 1
EN
PVCORE 6
PVBAT P1V1S 4
SLP_S3#_3R 1 22K V10_PWRGD 5
RSMRST# -1 EN EN
FCH 680P FCH_PWRGD 7
PWR_BTN 0
APU_PG 8
A_RST#(PCIE_RST#) 9 APU_RST 10
P3V3S P1V1S 3
P3V3AL P3V3S 2 SVD 11
SLP_S3_3R
SVC 11
EN
APU
EN
P5V0A P5V0S 2 P3V3S P1V8S 3
EN
EN
P1V5 P1V5S 2
EN INVENTEC
TITLE
ONTARIO-SL
POWER SEQUENCE
SIZE CODE DOC. NUMBER REV
A3 CS Model_No 000
CHANGE by Drawer_Name 21-Sep-2011 SHEET 6 OF 46
AC IN
P3V3_LDO
9-
1
R14765
PVADPTR PVBAT 10K_1%
7- 8-,9-,10-,11-,12-,40- 2
ISO_T2P#
7-
L6800 PVADPTR
JACK6800
FUSE6800 NFE31PT222Z1E9L Q6802 CN6995
D6801 ACES_50228_01271_001_12P
+ 1 2
1
S D 1
2
1 1 8
2 7 3 1 1
8A_125V 1 2 2 2
4
3
3 3 3 6
1 1 C6801 D6800 1 R6804 3 3
1
4 5 PDS1040S
- 2 LZ52C24W 1 100K_1% G 1 4 4
2 C6800 2 10pF_50V R6802 2 C6802 FAIR_FDMC6675BZ_8P C6803 5 5
2
1000pF_50V 2
200K_1% 6 6
G2
G1
2 0.1uF_50V 2 47UF_25V_OPEN 7 7
1 8 8
G2
G1
SINGA_2DC_G026_B32_2P 1 R6800 R6805 9 9 G G1
1K_1% 100K_1% 10 10 G G2
2 11 11
2 12 12
Q6800 3 3
D
1B C 1 Q6801
R6803 1G
E
76.8K_1% S SSM3K7002FU
2 2
1 MMBT3904 2
To POE/B
R6801
10K_1%
2
P5V0AL
P5V0AL
PVADPTR 8-,9-,23-
1 8-,9-,23-
7- R6774 48V/45W Power from MB to POE Board
1 10K_5%
R6775 2 U6991 CN6996
510K_1% 8-,14-,23- 5 1 21- 30- 1 1
THRM_SHUTDWN# MR RESET ADP_DET POE_HV_P 2
2
GND
2 2
4 3 3 3 G G1
VSEN VCC 4
POE_HV_N 30- 4 G G2
1
GMT_G686LT11U_SOT23_5P C6447
R6776 1 ACES_85205_04001_4P
100K_1% 2
WS
0.1uF_16V
2
2011/10/17
WS
2011/09/29
Adapter Detect
INVENTEC
TITLE
ONTARIO-SL
POWER AC IN
SIZE CODE DOC. NUMBER REV
A3 CS Model_No 000
CHANGE by Drawer_Name 21-Sep-2011 SHEET 7 OF 46
Del +V12S circuit 5/12
P5V0AL
P5V0AL
PVBAT 7-,9-,23-
16V 7-,9-,23-
1
7-,9-,10-,11-,12-,40- R6808
OPEN
1 10K_5%
R6806 2 U6800
510K_1% THRM_SHUTDWN# 7-,14-,23- 5
MR RESET
1 9- +V5AUXON
2 2
GND
4 3
VSEN VCC
1
GMT_G686LT11U_SOT23_5P C6804
R6807 1
100K_1% 2
2 0.1uF_16V
INVENTEC
TITLE
ONTARIO-SL
POWER +V12S
SIZE CODE DOC. NUMBER REV
A3 CS Model_No 000
CHANGE by Drawer_Name 21-Sep-2011 SHEET 8 OF 46
P3V3A P5V0A
1 R6161 2 21-
V5A_PWEN
0_5%_OPEN
1 1
R6110 R6160
PVBAT 130K_1% 130K_1%
7-,8-,10-,11-,12-,40- 2 2
PAD6110
POWERPAD_2_0610
9-
VBATP
9- VBATP
P2V_REF
1 R7002 2 C6123
1
VRP5V0A
0_5% 1 C6160 1 C6161
C6110 1 1 C6111 2 0.22uF_6.3V
2 4.7uF_25V 2 4.7uF_25V
4.7uF_25V 2 2 4.7uF_25V
6
8
7
5
25
6
5
4
3
2
1
6
5
7
8
D
TML
TRIP2
VFB2
TONSEL
VREF
VFB1
TRIP1
P3V3A Q6100
9-
G
D
AON7410 P5V0A
Q6150
G
11-,12-,13-,20-,21-,22-,23-,26-,27-,29-,31-,32-,33-,34-,36-,37-,38-,40-
C6115 7 24 C6155 AON7410
S
VO2 VO1 R6155 10-,11-,12-,13-,24-,25-,34-,35-,36-,37-,40-
0.1uF_16V 8 23 2.2_5% 0.1uF_16V
S
1
2
3
4
PAD6100 VREG3 PGOOD
2 1 1 R6114 2 9 22 1 2 1 2
4
3
2
1
VBST2 VBST1
2 1 1 2 VRP3V3A_HG 10 21 VRP5V0A_HG