Text preview for : Panel_CMO_N141X203_0_[DS].pdf part of . Various Panel CMO N141X203 0 [DS] . Various LCD Panels Panel_CMO_N141X203_0_[DS].pdf
Back to : Panel_CMO_N141X203_0_[DS] | Home
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
TFT-LCD Specification
Model No: N141X203
Customer : _______________________
Approved by : _____________________
Note :
Liquid Crystal Division
QRA Dept. RD Dept. System Dept.
Approval Approval Approval
1/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
CONTENTS
REVISION HISTORY
GENERAL DESCRIPTION
1. ABSOLUTE MAXIMUM RATINGS
2. ELECTRICAL SPECIFICATIONS
3. INTERFACE SPECIFICATIONS
3.1 THE PIN ASSIGNMENT OF INTERFACE CONNECTOR
3.2 INPUT SIGNAL TIMING SPECIFICATIONS
3.3 COLOR DATA INPUT ASSIGNMENT
3.4 POWER UP/DOWN SEQUENCE
4. OPTICAL SPECIFICATIONS
5. MECHNICAL DRAWINGS
6. PRECAUTION
6.1 ASSEMBLY AND HANDLING PRECAUTION
6.2 SAFTY PRECAUTION
7. PACKAGING
7.1 PACKING SPECIFICATIONS
7.2 PACKING METHOD
8. DEFINITION OF SHIPPING LABEL ON MODULE
2/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
REVISION HISTORY
VERSION Date DESCRIPTION
Ver 1.0 Apr, 25.00 Issue Preliminary Specification.
Ver 2.0 Apr,26.00 Page 4/20
- To revise " BLOCK DIAGRAM
Apr. 26.00 To revise attached Drawing
Ver 2.1 May.15.00 Page 5/20
- To revise " Operating Frequency " on ELECTRICAL
SPECIFICATIONS.
Old: 40(Min.)/55(Typ.)/70(Max.) New: 45(Min.)/60(Typ.)/80(Max.)
Page 6/20
- Add " Measure conditions " on Note 2.
- To revise Note 3.
Old: Hot(White)/GND(Black) New: Hot(Red)/GND(White)
Page 20/20
- Add " DEFINITION OF SHIPPING LABEL ON MODULE.
To change attached Drawing from" N14124114A" to " N14124110A ".
Ver 2.2 May.22.00 Page 5/20
- Update The connector information of Black light unit.
Old: Pin1 - White / Pin 2 - Black
New: Pin 1 - Red / Pin 2 - White.
Ver 3.0 Oct.05.00 Page 16/20
- Update 6. PRECAUTION.
Page 18/20
- Update Figure 7-1 Packing method.
Page 20/20
- Update shipping label.
Change Attached Drawing from "N14124110A" to "N14124110C"
3/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
GENERAL DESCRIPTION
OVERVIEW
This product is a 14.1" TFT Liquid Crystal Display Module with a Backlight unit and 20 pins
LVDS (Low Voltage Differential Signal) interface. This module supports 1024 x 768 XGA mode
and can display 262,144 colors. The inverter module for Backlight is not built in.
BLOCK DIAGRAM
Rxin0(+/-)
Input Connector (JAE-FI-SEB20P-HF13R)
( TI-SN75LVDS86A )
LVDS Receiver
Scan Driver IC
Timing Control TFT-LCD Panel
Rxin1(+/-)
ASIC (1024x768x3)
Rxin2(+/-)
CLK(+/-)
Vcc Data Driver IC
Vcc
DC/DC Converter
& Reference
Voltage Generator
GND
Lamp Connector
VL Backlight Unit
( JST-BHSR-02VS-1)
APPLICATION
-Note Book PC
GENERAL SPECIFICATI0NS
Item Specifications Unit
Screen Size 14.1 Diagonal inch
Bezel opening area 288.8(W)x217.4(H) mm
Effective display area 285.7(W)x214.3(H) mm
Pixel number 1024 x R.G.Bx768 pixel
Pixel pitch 0.279(H)x0.279(V) mm
Pixel Arrangement R.G.B Vertical Stripe -
Display Color 6 bits, 262,144 color
Transmissive mode Normally white -
Surface treatments Hard coating(3H) and anti-glare -
MECHANICAL SPECIFICATIONS
ITEM MIN. TYP. MAX. Unit
Horizontal 298 298.5 299 mm
Module
Vertical 227 227.5 228 mm
size
Depth - 5.8 6.1 mm
Weight - 570 590 g
4/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
1. ABSOLUTE MAXIMUM RATINGS
Values
Parameter Symbol Unit Remarks
Min. Max.
Power supply voltage VCC -0.3 +4.0 V
Logic input voltage VIN -0.3 VCC+0.3 V Ta=25
Operating temperature Top 0 +50 Note
Storage temperature Tst -20 +60
Note : 90% RH MAX. ( at Ta < 40 )
0
Maximum wet-bulb temperature : 39 C or lower ( at Ta > 40 )
2. ELECTRICAL SPECIFICATIONS
MODULE
Value
Parameter Symbol Unit Notes
Min. Typ. Max.
Power Supply Voltage VCC 3.0 3.3 3.6 V (1)
"H" level LVDS signal input VIH - - +100 mV (1
"L" level LVDS signal input VIL -100 - - mV (1)
Power Supply Current l CC - 400 500 mA (1)
Rush Current IRUSH - 1.6 1.8 A (1), (2)
Ripple voltage VRP - 50 - mV (1)
Terminating resistor Rt - 100 - Ohm (1)
BACKLIGHT ( 1 Lamp) Ta=25 2
Value
Parameter Symbol Unit Notes
Min. Typ. Max.
Lamp Voltage VL - 700 - VRMS IL=6.0mA
Lamp Current IL 2.0 6.0 7.0 mA (3)
o
- 860 1030 (25 C) VRMS (4)
Startup Voltage VS o
- 1075 1300 (0 C) VRMS (5)
Operating Frequency FL 45 60 80 KHz (6)
(7),
Power Consumption PL - 4.2 - W
IL=6.0mA
Lamp Life time LBL 10000 15000 - Hrs (8)
The connector information of Black light unit.
Pin Symbol Description Remark
1 HV Lamp power input Red
2 LV Ground White
Connector Part No.: BHSR-02VS-1(JST)
User's connector Part No.: SM02B-BHSS-1-TB (JST)
Note (1) The operating temperature range is 0 ~ 50 , and the typical value of Power Supply
Current is measured in black pattern.
5/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
Note (2) Measure conditions
+3.3V
Q1 2SK1475
VCC
C3 (LCD Module Input)
FUSE
R1 1uF
47K
(High to Low)
(Control Signal) R2 Q2
SW 2SK1470
1K
+12V
VR1 47K C2
C1 0.01uF
1uF Fig. 1
VCC rising time is 470us
3.3V
0.9VCC
0.1VCC
GND
470us
Note (3) Lamp current is measured by utilizing a current meter for high frequency as shown
below:
Hot(Red)
1
LCD
2 A Inverter
Module GND(White)
Current meter
Note (4) The voltage shown above should be applied to the lamp for more than 1 second after
startup. Otherwise the lamp may not be turned on.
Note (5) The lamp frequency may produce interference with horizontal synchronous frequency
from the display, and this may cause line flow on the display. In order to avoid
interference the lamp frequency should be detached from the horizontal synchronous
frequency and its harmonics as far as possible.
.
Note (6) PL = IL VL.
6/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
Note (7) The lifetime (Hr) of a lamp can be defined as the time in which it continues to operate
o
under the condition Ta = 25 2 C and IL = 6.0 mArms until one of the following event
occurs:
(1) When the brightness becomes 50% or lower than its original,
(2) When the effective ignition length becomes 80% or lower than its original value.
(Effective ignition length is defined as an area that has less than 70% brightness
compared to the brightness in the center point.)
Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design
of the inverter must have specifications for the modularized lamp. The performance of
the backlight, such as lifetime or brightness, is greatly influenced by the characteristics
of the DC-AC inverter for the lamp. All the parameters of an inverter should be
designed with care so as not to produce too much current leakage from high-voltage
output of the inverter. When designing or ordering the inverter, please make sure that a
poor lighting caused by the mismatch of the backlight and the inverter (miss-lighting,
flicker, etc.) never occurs. When the above situation is confirmed, the module should
be operated in the same manners as it is installed in your instrument.
7/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
3. INTERFACE SPECIFICATIONS
3.1 THE PIN ASSIGNMENT OF INTERFACE CONNECTOR.
Pin Symbol Description Notes
1 VCC Power supply +3.3 v
2 VCC Power supply +3.3 v
3 Vss Ground
4 Vss Ground
5 Rxin0- LVDS differential data input (Negative)
R0~R5,G0
6 Rxin0+ LVDS differential data input (Positive)
7 Vss Ground
8 Rxin1- LVDS differential data input (Negative)
G1~G5,B0,B1
9 Rxin1+ LVDS differential data input (Positive)
10 Vss Ground
11 Rxin2- LVDS differential data input (Negative) B2~B5,DE,Hsync,
12 Rxin2+ LVDS differential data input (Positive) Vsync
13 Vss Ground
14 CLK- LVDS Clock Data input (Negative)
LVDS level
15 CLK+ LVDS Clock Data input (Negative)
16 Vss Ground
17 NC Non-connection
18 NC Non-connection
19 Vss Ground
20 Vss Ground
Connector Part No.: FI-SEB20P-HF13R (JAE) or Equivalent
User's connector Part No: FI-S20S or FI-SE20M (JAE)
8/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
3.2 INPUT SIGNAL TIMING SPECIFICATIONS
The specifications of input signal timing are as the following table and timing diagram.
Signal Parameter Symbol Min Typ Max Unit Remarks
Pixel clock period Tck - 15 - ns
Duty ratio (%Tch) - 40 50 60 % Tch/Tck
DCLK
Rise time Trck - 4.9 - ns
Fall time Tfck - 4.7 - ns
Setup time Tsd - 4.8 - ns
Hold time Thd - 4.2 - ns
DATA
Rise time Trd - 5.5 - ns
Fall time Tfd - 5.5 - ns
DE Setup time Tsde 3.5 4.0 - ns
Hold time Thde 3.5 4.2 - ns
Vertical period Tvp 771 806 812 Thp
Vertical display blank period Tvdb 3 38 44 Thp
Vertical display active period Tvda 768 768 768 Thp
VSYNC
Vertical sync. back porch Vbp 0 29 44 Thp
Vertical sync. front porch Vfp 0 3 43 Thp
Vertical sync. pulse width Vpw 1 6 44 Thp
Horizontal period Thp 1340 1344 1366 Tck
Horizontal display blank period Thdb 178 320 342 Tck
Horizontal display active period Thda 1024 1024 1024 Tck
HSYNC
Horizontal sync. back porch Hbp 0 160 342 Tck
Horizontal sync. front porch Hfb 0 24 319 Tck
Horizontal sync. pulse width Hpw 23 145 342 Tck
9/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
INPUT SIGNAL TIMING DIAGRAM
Vpw
VSYNC
Vbp Vfp
Tvp
Tvdb Tvda
HSYNC
DE 768 1 2 768
Hpw
HSYNC
Hbp
Hfp
Thp
Thdb Thda
DE
DCLK
DATA Valid display data (1024 Tck) Invalid Valid
Tck
Trck Tfck Tch
90%
10%
DCLK
Tsd Thd
90%
DATA
10%
Trd / Tfd
Tsde Thde
90%
DE
10/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
3.3 COLOR DATA INPUT ASSIGNMENT
Data Signal
Color Red Green Blue
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
Green 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0
Basic Blue 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1
Colors Cyan 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
Magenta 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1
Yellow 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0
White 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Red(0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(1) 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
Red(2) 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
Gray
: : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : :
Of
Red(61) 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
Red
Red(62) 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(63) 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
Green(0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green(1) 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
Green(2) 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
Gray
: : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : :
Of
Green(61) 0 0 0 0 0 0 1 1 1 1 0 1 0 0 0 0 0 0
Green
Green(62) 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0
Green(63) 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0
Blue(0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Blue(1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Blue(2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
Gray
: : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : :
Of
Blue(61) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 1
Blue
Blue(62) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0
Blue(63) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1
11/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
3.4 POWER UP/DOWN SEQUENCE
t4
90% 90%
Vcc
10% 10% 10%
0V
t1
t3
Signals t2
0V
t5 t6
CCFL
Timing Specifications:
0 t1 10mS
0 t2 50mS
0 t3 50mS
t4 1S
t5 170mS
t6 200mS (min.)
Notes: 1. Please avoid floating state of interface signal at invalid period.
2. When the interface signal is invalid, be sure to pull down the power supply for
LCD Vcc to 0V.
12/20
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
Doc. No.:14005159
Issue Date: Oct. 05, 2000
Model: N141X203
Approval
4. OPTICAL SPECIFICATIONS
The following optical specifications shall be measured in a dark room or equivalent state
(ambient luminance 1 lux, and at room temperature). The measurement must be taken after
backlight warming up for 20 minutes. The operation temperature is 25