Text preview for : Arima_CP10-VIA_RevA00.pdf part of . Various Arima CP10-VIA RevA00 . Various Arima_CP10-VIA_RevA00.pdf
Back to : Arima_CP10-VIA_RevA00.pdf | Home
A B C D E
DEVICE PCI ID PCI INT PCI REQ/GNT
MINI_PCI AD20 INTA#, INTD# REQ0#/GNT0#
POWER
CARDBUS AD21 SER_IRQ REQ1#/GNT1#
IEEE 1394 AD22 INTB# REQ4#/GNT4#
ADAPTER CPUCORE CPU VIA C3 USB 2.0 AD24 INTA#, INTD# REQ3#/GNT3#
3V/5V/12V POWER EBGA INTB#
4 PAGE 33 PAGE 35 PAGE 3,4 LAN AD26 INTB# REQ2#/GNT2# 4
SOUTH BRIDGE AD18 PCIREQ#/PCIGNT#
CHARGER VTT AC97 CODEC INTC#
BATTERY 2.5V USB (S.B.) INTD#
PAGE 36, 37 PAGE 34 HOST BUS
133 MHz NOTE : USB2.0 --> INTB# FOR EHCI
USB2.0 --> INTA#, INTD# FOR OHCI
SO-DIMM DMT ADD CARDBUS INT RESOURCE:
1.5V, 1.8V INTA# --> -INTR_A
LOGIC PAGE 10 INTB# --> -INTR_B
PAGE 12 MEMORY
ON BOARD VT8606T LCD/CRT
MEMORY BUS LVDS LVDS INVERTOR ON
KBVCC 256MB (Twister T) PAGE 13, 32 UPPER PART
SUSPEND PAGE 5,6
POWER PAGE 8, 9 133 MHz
PAGE 31
3 NEW! DMT 3
3V PCI BUS 33 MHz
DISCHARGE
PAGE 26
MDC
INDICATOR
VT82C686B MINI-PCI CARDBUS LAN USB 2.0 IEEE1394 X'TAL
PAGE 32 LAN CARD R5C476II RTL8139CL NEC uPD72872
uPD720100 24MHz
PAGE 21 PAGE 14 PAGE 11 PAGE 20 PAGE 16
PAGE 17, 18
FAN, LOGIC
PAGE 25 X'TAL
32KHz Cardbus RJ11/RJ45 USB Port*3
CF_conn
FINGER PRINT COM
PAGE 15 PAGE 11 PAGE 20
TOUCH SCREEN
GPS ISA BUS
PAGE 22
2 2
BLUE TOOTH USB
PAGE 26
FLASH KBC
BIOS H8/3437 X'TAL CLOCK
HDD IDE 10MHz GENERATOR
PAGE 24 PAGE 23
PAGE 19 CY28317 PVC-2
PAGE 2
AC-LINK
BOARD : BT LED BOARD --> MODULE
TOUCH X'TAL LID BOARD --> MODULE
AUDIO CODEC PAD 14.318MHz
BUZZER PAGE 24
SCREW
PAGE 27 HISTORY HOLE
AUDIO
POWER
PAGE 30
AUDIO AMP CP10-VIA PAGE 39 PAGE 38
SCHEMATIC
1 PAGE 29 1
Rev. A00
AUDIO CONN
PAGE 28 ARIMA COMPUTER CORP.
Project Name : Title :
CP10-VIA MAIN BOARD
Size : Document Number : Rev :
P/N: 40-A05400-A000
B A
Date: Monday, January 18, 1999 Sheet : 1 of 39
A B C D E
GENERATOR
A B C D E
Frequency table for CY28317PVC-2
BSEL(1:0)
133MHz : 1 1 +3VS PLANE 4 3 2 1 0
CPU PCI CPU/PCI
+3VS 100MHz : 0 1
+3VS +3VS 1 0 0 1 1 133.90 33.47 +/-0.25%Center Spread
RP501 +3VS 1 0 1 1 1 133.60 33.40 +/-0.25%Center Spread
BSEL0 1 8 RJ10 RJ11 1 1 1 1 1 133.30 33.33 0 TO -0.5% down spread
2 7 1 1 1
CPU_BSEL0 3
3 6
A A BSEL1 BSEL0
BSEL1 4 5 2 FS2 2 FS3 R584 FIX
CPU_BSEL1 3
B B 10K
4 3 3 4
10KX4
10KJA 10KJA 2 CPU PCI CPU/PCI
FS4 4 3 2 1 0
1 0 0 0 1 100.50 33.50 +/-0.25%Center Spread
FS0 and FS1 STRAPPING. FS2 = HIGH (A) FS3 = HIGH (A) FS4 = HIGH 1 0 1 0 1 100.20 33.40 +/-0.25%Center Spread
1 1 0 0 1 90.00 30.00 +/-0.25%Center Spread
1 1 1 0 1 100.00 33.33 0 TO -0.5% down spread
+2.5VS
+3VS FIX BSEL1 BSEL0
1
1 1
L26
1.8UH_0805 L27 C225
+3VS FOR CLOCK GEN. 1.8UH_0805 0.1UF_Y5V
2
2
3VSCLKGN 2
1
1
1
1
1
1
C185 C184 C207 C224 C206 C223
0.01UF_X7R 22UF/10V 0.01UF_X7R 0.01UF_X7R 0.01UF_X7R 22UF/10V
2
2
2
2
2
2
1 1
C183 C205
3 10PF 10PF 3
NA NA
U504 2 2
CLKPWR_25S
0
R219 5 48 HCK 1 R572 20
10K VDD_REF CPUCLK0 HCLKNB 6
1 2 -CG_CPU_STOP 9 47 CPU_CK+ 1 2
+3VS VDD_PCI CPUCLK1 HCLK_C0 3
29 CURRENT DRIVING
35 VDD_SDRAM 44 R594
R246 28 VDD_SDRAM CPUCLKT 43
MODIFY CPU
10K AVDD48 CPUCLKC CLK 7/9
1 2 45 ROUTING PARALLEL
+3VS VDD_CPU3.3
D16
5/15 mils
46 10 FS4 R590 1 2 22
VDD_CPU2.5 FS4/PCICLK_F SBCLK 17
3 2 -PD 11 FS3 R585 1 2 22
5,17,25 SUSA# FS3/PCICLK0 NBCLK 6
13 CLK10 R591 1 2 22
RB420D PCICLK1 PCLK_USB20 20
R218 21 14 CLK11 R587 1 2 22
NA PD# PCICLK2 PCLKMDM 21
1 0 2 -CG_CPU_STOP 19 15 CLK12 R586 1 2 22
7 -GCPUSTP CPU_STOP# PCICLK3 PCLKCB 14
24_48M/FS1 NEED SET TO 48MHz 20 16 CLK13 R588 1 2 22
17 -PCISTP PCI_STOP# PCICLK4 PCLKLAN 11
1 2 IREF 40 17 CLK16 R619 1 2 22 CLK14
IREF PCICLK5 PCLK1394 16
10 MULT_SEL 22
FOR USB (SB) USE! R621 221_1% R217 MULTISEL
USBCLK 1 2
18 USBCLK 24
R620 10 SDATA I2CDA686 10 1 1 1 1 1 1 1
USB_48MHz FOR USB 2.0 USE! 1 2 25
I2CCK686 10
C212
20 USB_48MHZ FS0 27 SCLK C211 C214 C213 C208 C209 C227
R568 10 BSEL0
1 2 FS1 26 48M/FS0 18
5 NB_14MHz
BSEL1
24_48M/FS1 SDRAM_IN
(SDRAM_IN) DCLKO 6 10PF 10PF 10PF 10PF 10PF 10PF 10PF
10 FS2 2 2NA 2 NA 2 NA 2 NA 2 NA 2 NA 2 NA
R589 REF1/FS2
1 2 SB_CLK 3 37 CLK4 R592 1 2 22
18 SB_14MHz REF0 SDRAM0 SDCLK0 8
36 CLK5 R593 1 2 22 SDCLK1
SDRAM1 SDCLK1 9
34 CLK6 R598 1 2 22
SDRAM2 SDCLK2 10
2 1 1 1 1 6 33 CLK15 R596 1 2 22 2
GND SDRAM3 SDCLK3 10
C565 C564 C189 C210 12 31 1 1 1 1
23 GND SDRAM4 30 C201 C199 C203 C200
GND SDRAM5
SDCLK0/1 for ON-BOARD SDRAM
10PF 10PF 10PF 10PF 42 39 CLK8 1
38 GND SDRAM6 +3VS C204
NA 2 NA 2 NA 2 NA 2 GND 10PF 10PF 10PF 10PF SDCLK2/3 for SO-DIMM
1 41 -RST_CLK 2NA 2NA 2NA 2NA 10PF
32 GND RESET#
GND 1 NA
4 2
7 VTT_PWRGD# R599 R597
CKGENX1
8 X1 1 2 22
X2 DCLKI 6
Y4 10K
CY28317PVC-2 0
1 3CKGENX2 2 1 R600 2
10-028317-9800 -PCIRST 11,14,16,18,20,21,22,23
2 4
NA
IC CY28317PVC-2 CLOCK GENERATOR SSOP-48
1 1 +3VS
U506A
C187 C186
14
14.318MHz 74LVC14
10PF 10PF
2 2
+3VS +3VS 1 2
MULT_SEL 1 R615 2 1
1 NA 10K
R569
7
10K
R618
10K
2 CLK_VTPGD
1 2 3 1
R570
100K
1 2 2
12,34 VTTPWRGD B C
'E
MULT_SEL : (DEFAULT LOW FOR 1.0V)
LOW : FOR 1.0V OUTOUT SWING CHANGE TO 100K Q502 P12
HIGH : FOR 0.7V OUTPUT SWING 1 MMBT3904 1
ARIMA COMPUTER CORP.
Project Name : Title :
CP10-VIA MAIN BOARD/CLOCK GEN
PLACE CLOSE TO NET "DCLK0" Size : Document Number : Rev :
P/N: 40-A05400-A000
CLOCK GENERATOR B A
Date: Monday, January 18, 1999 Sheet : 2 of 39
A B C D E
CLK12
A B C D E
HD[0:63]
5 HA[3:31] HA[3:31] U525A HD[0:63] 5
HA3 AD6 R3 HD0 +1.5VS
AD9 A3 D0 N1
HA4 HD1
AD5 A4 D1 H3
HA5 HD2
AD7 A5 D2 F2 C626 56PF/50V
HA6 HD3 330
AF10 A6 D3 P1 1 2 NA R733
1 2
HA7 HD4 -IGNNE -IGNNE
A7 D4
HA8
HA9
HA10
AE8
AF6
AE3
A8
A9
VIA C3 EBGA 376 D5
D6
M2
N2
D3
HD5
HD6
HD7
-A20M
C627
1
C628
56PF/50V
2 NA
56PF/50V
-A20M R734
1
330
2
A10 D7 R735 330
HA11 AE9 M3 HD8 GINTR 1 2 NA GINTR 1 2
AD4 A11 D8 J1 C629 56PF/50V
4 HA12 HD9 330 4
AF5 A12 D9 K1 1 2 NA R736
1 2
HA13 HD10 -GSMI -GSMI
AE10 A13 GND VCC2 D10 G3 C630 56PF/50V
HA14 HD11 330
AF4 A14 D11