Text preview for : 40104.pdf part of SGS 40104 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER



Back to : 40104.pdf | Home

HCC/HCF40104B HCC/HCF40194B
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

. . . . . . . . . . .

MEDIUM-SPEED OPERATION : fCL = 9MHz (typ.) @ VDD = 10V FULLY STATIC OPERATION SYNCHRONOUS PARALLEL OR SERIAL OPERATION THREE-STATE OUTPUTS (HCC/HCF40104B) ASYNCHRONOUS MASTER RESET (HCC/HCF40194B) STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT AT 20V FOR HCC DEVICE 5V, 10V, AND 15V PARAMETRIC RATINGS INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD N° 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"

EY (Plastic Package)

F (Ceramic Package)

C1 (Plastic Chip Carrier ) ORDER CODES : HCC401XXBF HCF401XXBEY HCF401XXBC1

DESCRIPTION The HCC40104B, HCC40194B, (extended temperature range) and the HCC40104B, HCF40194B (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and plastic micro package. The HCC/HCF 40104B is a universal shift register featuring parallel inputs, parallel outputs, SHIFT RIGHT and SHIFT LEFT serial inputs, and a high-impedance third output state allowing the device to be used in bus-organized systems. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift-right and shift-left are accomplished synchronously on the positive clock edge with serial data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clearing the register is accomplished by setting both mode controls low and clocking the register. When the output enable input is low, all outputs assume the high impedance state. The HCC/HCF40194B is a universal shift register featuring parallel inputs, parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, and a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and
June 1989

PIN CONNECTIONS

40104B

40194B

1/12

HCC/HCF40104B/40194B
appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial FUNCTIONAL DIAGRAMS
40104B 40194B

inputs, respectively. Clocking of the register is inhibited when both mode control inputs are low. When low, the RESET input resets all stages and forces all outputs low. The HCC/HCF40194B is similar to industry types 340194 and MC40194.

ABSOLUTE MAXIMUM RATINGS
Symbol V DD * Vi II Pt o t Parameter Supply Voltage : H CC Types H C F Types Input Voltage DC Input Current (any one input) Total Power Dissipation (per package) Dissipation per Output Transistor for T o p = Full Package-temperature Range Operating Temperature : H CC Types H C F Types Storage Temperature Value ­ 0.5 to + 20 ­ 0.5 to + 18 ­ 0.5 to V DD + 0.5 ± 10 200 100 ­ 55 to + 125 ­ 40 to + 85 ­ 65 to + 150 Unit V V V mA mW mW °C °C °C

To p T stg

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability. * All voltages values are referred to VSS pin voltage.

RECOMMENDED OPERATING CONDITIONS
Symbol V DD VI To p Parameter Supply Voltage : HC C Types H C F Types Input Voltage Operating Temperature : H CC Types H C F Types Value 3 to 18 3 to 15 0 to V DD ­ 55 to + 125 ­ 40 to + 85 Unit V V V °C °C

2/12

HCC/HCF40104B/40194B
LOGIC DIAGRAMS
40104B

3/12

HCC/HCF40104B/40194B
LOGIC DIAGRAMS
40194B

4/12

HCC/HCF40104B/40194B
STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)
Test Conditions Symbol Parameter VI (V) 0/ 5 HCC Types 0/15 0/20 0/ 5 HCF 0/10 Types 0/15 V OH Output High Voltage 0/ 5 0/10 0/15 V OL Output Low Voltage 5/0 10/0 15/0 V IH Input High Voltage 0.5/4.5 1/9 4.5/0.5 9/1 0/ 5 HCC Types 0/10 0/15 0/ 5 0/ 5 HCF Types 0/10 0/15 I OL Output Sink Current 0/ 5 HCC 0/10 Types 0/15 0/ 5 HCF 0/10 Types 0/15 I IH , I IL Input Leakage Current HCC 0/18 Types HCF 0/15 Types Any Input 0/ 5 2.5 4.6 9.5 13.5 2.5 4.6 9.5 13.5 0.4 0.5 1.5 0.4 0.5 1.5 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 0/10 VO (V) Value Unit |I O | V D D T L o w* 25 °C T Hi g h * (µA) (V) Min. Max. Min. Typ. Max. Min. Max. 5 10 15 20 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 5 10 15 5 5 10 15 5 10 15 5 10 15 18 Any Input 15 ± 0.3 ±10 5
­5

IL

Quiescent Current

5 10 20 100 20 40 80 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 1.5 3 4 ­ 2 ­ 0.64 ­ 1.6 ­ 4.2 ­ 1.53 ­ 0.52 ­ 1.3 ­ 3.6 0.64 1.6 4.2 0.52 1.3 3.6 ± 0.1 3.5 7 11 4.95 9.95 14.95

0.04 0.04 0.04 0.08 0.04 0.04 0.04

5 10 20 100 20 40 80 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 1.5 3 4

150 300 600 3000 150 300 600 V 0.05 0.05 0.05 V 1.5 3 4 ­ 1.15 ­ 0.36 ­ 0.9 ­ 2.4 ­ 1.1 ­ 0.36 ­ 0.9 ­ 2.4 0.36 0.9 2.4 0.36 0.9 2.4 ± 1 µA ±1 pF mA mA V V µA

1.5/13.5 < 1 V IL Input Low Voltage

13.5/1.5 < 1 I OH Output Drive Current

­ 1.6 ­ 3.2 ­ 0.51 ­ 1 ­ 1.3 ­ 2.6 ­ 3.4 ­ 6.8 ­ 1.36 ­ 3.2 ­ 0.44 ­ 1 ­ 1.1 ­ 2.6 ­ 3.0 ­ 6.8 0.51 1.3 3.4 0.44 1.1 3.0 1 2.6 6.8 1 2.6 6.8 ±10 ­ 5 ± 0.1 ± 0.3 7.5

CI

Input Capacitance

* TLOW= ­ 55°C for HCC device : ­ 40°C for HCF device. * THIGH = + 125°C for HCC device : + 85°C for HCF device. The noise Margin for both "1" and "0" level is : 1V min. with VDD = 5V, 2V min. with VDD = 10V, 2.5 min. with VDD = 15V

5/12

HCC/HCF40104B/40194B
DYNAMIC ELECTRICAL CHARACTERISTICS (T amb = 25°C, C L = 50pF, R L = 200k, typical temperature coefficient for all V DD values is 0.3%/°C, all input rise and fall time = 20ns)
Symbol t PL H ,t P HL Parameter Propagation Delay Time Clock to Q Test Conditions V D D (V) Min. 5 10 15 t PZ H,t PZ L , 3-state Outputs s t PL Z High Impedance 5 10 15 t P HZ 5 10 15 t T HL , t TL H Transition Time 5 10 15 t se t u p Setup Time D0,D3,SR, SL to Clock 5 10 15 S0, S1 to Clock 5 10 15 th old Hold Time D0,D3,SR, SL to Clock 5 10 15 S0, S1 to Clock 5 10 15 tW Clock Pulse Width 5 10 15 f CL Clock Input Frequency 5 10 15 t r, tf Clock Input Rise or Fall Time 5 10 15 tW Reset Pulse Width* 5 10 15 t PRHL Propagation Delay Reset* 5 10 15
s For 40104B series only * For 40194B series only.

Value Typ. 220 100 70 80 35 25 45 25 20 100 50 40 80 35 20 200 110 65 ­ 65 ­ 25 ­ 15 ­ 170 ­ 95 ­ 55 90 40 25 3 6 8 6 12 15 1000 100 100 150 100 70 230 90 65 300 200 140 460 180 130 Max. 440 200 140 160 70 50 90 50 40 200 100 80 100 70 50 400 220 130 0 0 0 0 0 0 180 180 50

Unit

ns

ns

ns

ns

ns

ns

ns

ns

ns

MHz

µs

ns

ns

6/12

HCC/HCF40104B/40194B
TRUTH TABLES

40104B
Mode Select O utput Clock v Action S 0 S 1 Enable ­ 0 0 1 Reset ­/ ­ Shift Right 1 0 1 ­/ (Q0 toward Q3) ­/ ­/ X ­ ­ 0 1 X 1 1 X 1 1 0 Shift Left (Q3 toward Q0) Parallel Load Operations occur as shown above, but outputs assume high impedance

40194B
Clock X ­/ ­/ ­/ X ­ ­ ­ Mode Select S 0 S1 0 1 0 1 X 0 0 1 1 X 1 1 1 1 0 No Change Shift Right (Q0 toward Q3) Shift Left (Q3 toward Q0) Parallel Load Reset
X= Don't care = Level change

Reset

Action

1=High level 0=Low level

Output Low (sink) Current Characteristics.

Output High (source) Current Characteristics.

Typical Propagation Delay Time vs. Load Capacitance.

Typical Transition Time vs. Load Capacitance.

7/12

HCC/HCF40104B/40194B
Typical Dynamic Power Dissipation vs. Frequency.

TEST CIRCUITS Quiescent Device Current. Input Voltage.

Input Leakage Current.

Dynamic Power Dissipation.

8/12

HCC/HCF40104B/40194B

Plastic DIP16 (0.25) MECHANICAL DATA
mm MIN. a1 B b b1 D E e e3 F I L Z 3.3 1.27 8.5 2.54 17.78 7.1 5.1 0.130 0.050 0.51 0.77 0.5 0.25 20 0.335 0.100 0.700 0.280 0.201 1.65 TYP. MAX. MIN. 0.020 0.030 0.020 0.010 0.787 0.065 inch TYP. MAX.

DIM.

P001C

9/12

HCC/HCF40104B/40194B

Ceramic DIP16/1 MECHANICAL DATA
mm MIN. A B D E e3 F G H L M N P Q 7.8 2.29 0.4 1.17 0.22 0.51 0.38 17.78 2.79 0.55 1.52 0.31 1.27 10.3 8.05 5.08 0.307 0.090 0.016 0.046 0.009 0.020 3.3 0.015 0.700 0.110 0.022 0.060 0.012 0.050 0.406 0.317 0.200 TYP. MAX. 20 7 0.130 MIN. inch TYP. MAX. 0.787 0.276

DIM.

P053D

10/12

HCC/HCF40104B/40194B

PLCC20 MECHANICAL DATA
mm MIN. A B D d1 d2 E e e3 F G M M1 1.27 1.14 7.37 1.27 5.08 0.38 0.101 0.050 0.045 9.78 8.89 4.2 2.54 0.56 8.38 0.290 0.050 0.200 0.015 0.004 TYP. MAX. 10.03 9.04 4.57 MIN. 0.385 0.350 0.165 0.100 0.022 0.330 inch TYP. MAX. 0.395 0.356 0.180

DIM.

P027A

11/12

HCC/HCF40104B/40194B

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use ascritical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics. © 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

12/12