Text preview for : A3NSW2.PDF part of Nokia 8260 Service Manual NSW-4 Series Cellullar Phones
Back to : Nokia 8260 Service Manual | Home
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
6\VWHP %ORFN 'LDJUDP
UI
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
Dualband RX
TP
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
Dualband TX
TP
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
Audio
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
CTRLU
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
Dualband Synth
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
PWRU
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
User Interface
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
Dualband RF
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
Component Layout - Top
J262
J261
J131
J260
J213
J140
J209
J208
J265 J211 J207
J130
RXPWRI
J162 J142 J151
J210
J255
J150
J143 SLEEPCLK
J164
J212
J141
Test point description J207 RAMSELX MAD M10 D200 B5
Test Name Fromto Level Description J208 ROM1SELX MAD N10 D201 D7
point
J209 COBBASIO MAD N4 COBBA B5 Bidirectional data line
J121 PCMSCLK COBBA A4 MAD L4 8.0 kHz (digital), 8.1 kHz
(analog) J210 COBBACLK COBBA A2 MAD N2 Pulsed DC COBBA system clock
(<0.5V/>2.15V)
J140 PURX CCONT A5MAD M1, D201 Reset state 0V, nor- RESET power up/down
B4, COBBA D5 mal state 2.8V J211 COBBADAX MAD N3 COBBA C3 Data ready flag
J141 CCONTINT CCONT B7MAD B10 Pulse active 2.8V, Charger interrupt J212 DATASELX MAD J2 CCONT A7 Read/write enable
nonactive 0V J213 RFCSETTLED MAD M5 COBBA C5 Pulse active 2.8V, Active state
J142 RFCEN MAD J3 D201 A5, CCONT Pulse active 2.8V, Active state nonactive 0 V
G4 nonactive 0V J262 COBBACSX MAD L5 COBBA A5 Chip select
J143 SLEEPCLK CCONT B8 MAD M2 Pulsed DC < 32.768 kHz, power on J255 RFC EROTUS 25 COBBA B1 0.7 Vpp sinewave 19.44 MHz clock
0.8V/>2.4V
J260 PCMRXDATA MAD N5 COBBA A7 Receive data line
J150 WDDIS/PWRONX X101CCONT E4 Pulse active 0V, Watchdog disable
nonactive 2.8V J261 PCMTXDATA COBBA B4 MAD M4 Transmit data line
J151 GND J156GND Ground for WDDIS J265 PCMDCLK COBBA C4 MAD M3 1.08 MHz (digital), 1.215
MHz (analog)
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
Component Layout - Bottom
g
001
002
003
004
005
Test point Name Fromto Level Description
J163 TXPWR1
001 PCMSCLK
002 LGND
003 FBUSTX
004 FBUSRX
005 MBUS
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $
3$06 7HFKQLFDO 'RFXPHQWDWLRQ 6FKHPDWLFV /D\RXWV 6(/ Y 16:
,VVXH ©1RNLD 0RELOH 3KRQHV 3DJH $