Text preview for : 4582.pdf part of Motorola 4582 Look-Ahead Carry Block
Back to : 4582.pdf | Home
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MC14582B Look-Ahead Carry Block
The MC14582B is a CMOS lookahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full lookahead across nbit adders. Carry, generatecarry, and propagatecarry functions are provided as enumerated in the pin designation table shown below. · · · · · · Expandable to any Number of Bits All Buffered Outputs Low Power Dissipation Diode Protection on All Inputs Supply Voltage Range = 3.0 Vdc to 18 Vdc Capable of Driving Two Lowpower TTL Loads or One LowPower Schottky TTL Load over the Rated Temperature Range
L SUFFIX CERAMIC CASE 620
P SUFFIX PLASTIC CASE 648
D SUFFIX SOIC CASE 751B
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
MAXIMUM RATINGS* (Voltages Referenced to VSS)
Symbol VDD Parameter DC Supply Voltage Value Unit V V mA 0.5 to + 18.0 Vin, Vout Iin, Iout PD Tstg TL Input or Output Voltage (DC or Transient) Input or Output Current (DC or Transient), per Pin Power Dissipation, per Package Storage Temperature Lead Temperature (8Second Soldering) 0.5 to VDD + 0.5 ± 10 500 65 to + 150 260 mW
ORDERING INFORMATION
MC14XXXBCP MC14XXXBCL MC14XXXBD Plastic Ceramic SOIC
TA = 55° to 125°C for all packages.
PIN ASSIGNMENT
_C _C
G1 P1 G0 P0 G3 P3 P VSS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD P2 G2 Cin Cn+x Cn+y G Cn+z
* Maximum Ratings are those values beyond which damage to the device may occur. Temperature Derating: Plastic "P and D/DW" Packages: 7.0 mW/_C From 65_C To 125_C Ceramic "L" Packages: 12 mW/_C From 100_C To 125_C
LOGIC EQUATIONS
Cn+x = G0 + (P0 Cn) Cn+y = G1 + (P1 G0) + (P1 P0 Cn) Cn+z = G2 + (P2 G1) + (P2 P1 G0) + (P2 P1 P0 Cn) G = G3 + (P3 G2) + (P3 P2 G1) + (P1 P2 P3 G0) P = P3 P2 P1 P0
PIN DESIGNATIONS
Designation G0, G1, G2, G3 P0, P1, P2, P3 Cn Cn+x, Cn+y Cn+z G P Pin No's 3, 1, 14, 5 4, 2, 15, 6 13 12, 11, 9 10 7 Function ActiveLow CarryGenerate Inputs ActiveLow CarryPropagate Inputs Carry Input Carry Outputs ActiveLow Group CarryGenerate Output ActiveLow Group CarryPropagate Output
REV 3 1/94
©MOTOROLA CMOS LOGIC DATA Motorola, Inc. 1995
MC14582B 1
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)
Characteristic Symbol VOL VDD Vdc 5.0 10 15 5.0 10 15 5.0 10 15 VIH 5.0 10 15 IOH Source 5.0 5.0 10 15 IOL 5.0 10 15 15 -- 5.0 10 15 5.0 10 15 3.0 0.64 1.6 4.2 0.64 1.6 4.2 -- -- -- -- -- -- -- -- -- -- -- -- ± 0.1 -- 5.0 10 20 2.4 0.51 1.3 3.4 0.51 1.3 3.4 -- -- -- -- -- 4.2 0.88 2.25 8.8 0.88 2.25 8.8 ± 0.00001 5.0 0.005 0.010 0.015 -- -- -- -- -- -- -- ± 0.1 7.5 5.0 10 20 1.7 0.36 0.9 2.4 0.36 0.9 2.4 -- -- -- -- -- -- -- -- -- -- -- -- ± 1.0 -- 150 300 600 mAdc 3.5 7.0 11 -- -- -- 3.5 7.0 11 2.75 5.50 8.25 -- -- -- 3.5 7.0 11 -- -- -- mAdc Min -- -- -- 55_C 25_C 125_C Max Min -- -- -- Typ # 0 0 0 Max Min -- -- -- Max Unit Vdc Output Voltage Vin = VDD or 0 "0" Level 0.05 0.05 0.05 -- -- -- 1.5 3.0 4.0 0.05 0.05 0.05 -- -- -- 1.5 3.0 4.0 0.05 0.05 0.05 -- -- -- 1.5 3.0 4.0 Vdc "1" Level Vin = 0 or VDD Input Voltage "0" Level (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc) "1" Level (VO = 0.5 or 4.5 Vdc) (VO = 1.0 or 9.0 Vdc) (VO = 1.5 or 13.5 Vdc) Output Drive Current (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc) (VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc) Input Current Input Capacitance (Vin = 0) Quiescent Current (Per Package) Total Supply Current** (Dynamic plus Quiescent, Per Package) (CL = 50 pF on all outputs, all buffers switching) VIL -- -- -- -- -- -- 2.25 4.50 6.75 -- -- -- VOH 4.95 9.95 14.95 4.95 9.95 14.95 5.0 10 15 4.95 9.95 14.95 Vdc Vdc Sink Iin Cin IDD µAdc pF µAdc IT IT = (1.4 µA/kHz) f + IDD IT = (2.8 µA/kHz) f + IDD IT = (4.3 µA/kHz) f + IDD µAdc #Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance. ** The formulas given are for the typical characteristics only at 25_C. To calculate total supply current at loads other than 50 pF: IT(CL) = IT(50 pF) + (CL 50) Vfk where: IT is in µA (per package), CL in pF, V = (VDD VSS) in volts, f in kHz is input frequency, and k = 0.005. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS (Vin or Vout) VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.
MC14582B 2
MOTOROLA CMOS LOGIC DATA
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25_C)
Characteristic Output Rise and Fall Time tTLH, tTHL = (1.5 ns/pF) CL + 25 ns tTLH, tTHL = (0.75 ns/pF) CL + 12.5 ns tTLH, tTHL = (0.55 ns/pF) CL + 9.5 ns Propagation Delay Time tPLH, tPHL = (1.7 ns/pF) CL + 260 ns tPLH, tPHL = (0.66 ns/pF) CL + 107 ns tPLH, tPHL = (0.5 ns/pF) CL + 85 ns Symbol tTLH, tTHL VDD 5.0 10 15 5.0 10 15 Min -- -- -- -- -- -- Typ # 100 50 40 345 140 110 Max 200 100 80 690 280 220 Unit ns tPLH, tPHL ns * The formulas given are for the typical characteristics only at 25_C. #Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance. VDD Cin G0 20 ns Vin 90% 50% VARIABLE WIDTH 20 ns VDD 10% V SS PULSE GENERATOR G1 G2 G3 Vin P0 P1 P2 P3 Cn+x Cn+y CL Cn+z P CL G CL CL CL
Figure 1. Dynamic Power Dissipation Test Circuit and Waveform
VDD 16 Cin G0 G1 G2 G3 P0 P1 P2 P3
Vout = VOH
VDD 16 Cin G0 G1 G2 G3 P0 P1 P2 P3
Vout = VOL
Cn+x Cn+y Cn+z P G IOH
Cn + x Cn + y Cn + z P G IOL
8
VSS
EXTERNAL POWER SUPPLY
8
VSS
EXTERNAL POWER SUPPLY
Figure 2. Source Current Test Circuit
Figure 3. Sink Current Test Circuit
MOTOROLA CMOS LOGIC DATA
MC14582B 3
TEST TABLE
AC Paths Input P0 VDD Cin G0 G1 G2 G3 P0 P1 P2 P3 Vout G0 Cn+x Cn+y Cn+z P G CL Cn Cn+x, Cn+y, Cn+z 20 ns Vin tPLH Vout tTLH 90% 50% 10% tPHL G Output P DC Data To VDD Remaining G's P's, Cn P's, Cn Remaining G's P's 20 ns VDD VSS VOH VOL tTHL G's To VSS
PULSE GENERATOR
SEE TEST TABLE
VSS
Figure 4. Switching Time Test Circuit and Waveforms
TYPICAL APPLICATIONS
MC14581B Cn Cn+4 Cn Cn+4 Cn Cn+4 Cn Cn+4
16BIT ALU, RIPPLE CARRY MC14581B Cn Cn Cn Cn Cn+4 G P
G P
G P
G P
G0 P0 Cn+x Cn
G1 P1 Cn+y G2 P2 Cn+z MC14582B
G3 P3 G P
16BIT ALU, TWO LEVEL LOOKAHEAD MC14581B Cn Cn Cn Cn Cn+4 G P Cn Cn Cn Cn Cn+4 G P
G P
G P
G P
G P
G P
G P
G0 P0 Cn+x Cn
G1 P1 Cn+y G2 P2 Cn+z MC14582B
G3 P3 G P Cn
G0 P0 Cn+x
G1 P1 Cn+y G2 P2 Cn+z MC14582B
G3 P3 G P
32BIT ALU, TWO LEVEL LOOKAHEAD OVER 16BIT GROUPS MC14581B Cn Cn+4 Cn+4 Cn Cn Cn Cn Cn+4 G P Cn Cn+4 Cn Cn
G P
G P
G P
G P
G P
G0 P0 Cn+x Cn
G1 P1
Cn+y G2 P2 Cn+z MC14582B
G3 P3 G P
G0 P0 Cn+x G1 P1 Cn MC14582B
Cn+y
COMBINED TWOLEVEL LOOKAHEAD AND RIPPLE CARRY ALU MC14581B Cn Cn Cn Cn Cn Cn Cn Cn Cn+4 G P Cn
G P
G P
G
P
G P
G P
G P
G P
G P
G0 P0 Cn+x Cn
G1 P1 Cn+y G2 P2 Cn+z MC14582B
G3 P3 G P
G0 P0 Cn+x Cn
G1 P1 Cn+y G2 P2 Cn+z MC14582B
G3 P3 G P
G0 P0 Cn+x Cn MC14582B
G0 P0 Cn
Cn+x MC14582B
G1 P1
Cn+y
64BIT ALU, FULLCARRY LOOKAHEAD IN THREE LEVELS. A AND B INPUTS AND F OUTPUTS ARE NOT SHOWN (MC14581B).
MC14582B 4
MOTOROLA CMOS LOGIC DATA
OUTLINE DIMENSIONS
L SUFFIX CERAMIC DIP PACKAGE CASE 62010 ISSUE V
A
16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY. DIM A B C D E F G H K L M N INCHES MIN MAX 0.750 0.785 0.240 0.295 0.200 0.015 0.020 0.050 BSC 0.055 0.065 0.100 BSC 0.008 0.015 0.125 0.170 0.300 BSC 0_ 15 _ 0.020 0.040 MILLIMETERS MIN MAX 19.05 19.93 6.10 7.49 5.08 0.39 0.50 1.27 BSC 1.40 1.65 2.54 BSC 0.21 0.38 3.18 4.31 7.62 BSC 0_ 15 _ 0.51 1.01
B
1 8
C
L
T
SEATING PLANE
N E F D G
16 PL
K M J
16 PL
0.25 (0.010)
M
M
T B
S
0.25 (0.010)
T A
S
P SUFFIX PLASTIC DIP PACKAGE CASE 64808 ISSUE R
A
16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. DIM A B C D F G H J K L M S INCHES MIN MAX 0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0_ 10 _ 0.020 0.040 MILLIMETERS MIN MAX 18.80 19.55 6.35 6.85 3.69 4.44 0.39 0.53 1.02 1.77 2.54 BSC 1.27 BSC 0.21 0.38 2.80 3.30 7.50 7.74 0_ 10 _ 0.51 1.01
B
1 8
F S
C
L
T H G D
16 PL
SEATING PLANE
K
J T A
M
M
0.25 (0.010)
M
MOTOROLA CMOS LOGIC DATA
MC14582B 5
OUTLINE DIMENSIONS
D SUFFIX PLASTIC SOIC PACKAGE CASE 751B05 ISSUE J
A
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS MIN MAX 9.80 10.00 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.229 0.244 0.010 0.019
16
9
B
1 8
P
8 PL
0.25 (0.010)
M
B
S
G F
K C T
SEATING PLANE
R
X 45 _
M D
16 PL M
J
0.25 (0.010)
T B
S
A
S
DIM A B C D F G J K M P R
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 18004412447 or 6023035454 MFAX: [email protected] TOUCHTONE 6022446609 INTERNET: http://DesignNET.com
JAPAN: Nippon Motorola Ltd.; TatsumiSPDJLDC, 6F SeibuButsuryuCenter, 3142 Tatsumi KotoKu, Tokyo 135, Japan. 038135218315 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 85226629298
MC14582B 6
*MC14582B/D*
MOTOROLA CMOS LOGIC DATA MC14582B/D