Text preview for : compal_la-8022p_r1.0_schematics (1).pdf part of acer compal la-8022p r1.0 schematics (1) acer Tablet Планшет Acer Iconia Tab A701 compal_la-8022p_r1.0_schematics (1).pdf



Back to : compal_la-8022p_r1.0_sche | Home

A B C D E




ZZZ0




PCB
MB




1 1




Compal Confidential
PICASSO M Schematics Document
2 2




Nvdia(T30S) + LPDDRII
QAJ70-LA-8022P
2012-03-28 REV: 1.0

3
The content in this document contains confidential information of Compal Electronics, Inc. 3

that is protected under all applicable trade secrets laws and regulations.
If you are not the intended recipient or otherwise authorized to receive such information,
please do not copy, distribute or otherwise use the information contained herein and please
destroy this communication accordingly.




4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/06/20 Deciphered Date 2012/06/20 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
4019FQ
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
C B
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
SCHEMATIC MB A8022
Date: Tuesday, July 10, 2012 Sheet 1 of 38
A B C D E
A B C D E




Compal Confidential
Model Name : NVIDIA T30S System Block Diagram
26MHz
32KHz
1
LPDDR2 1



512MB/1GB
PMIC CORE_PWR_REQ P.9
TPS659110
Power ON CPU_PWR_REQ JTAG Debug
Test Point
P.7
VIN SYS_RESET_N I2S
Audience Audio Codec Audio AMP Speaker x 2
PMU_32K_IN UART4 eS305 WM8903 APA2010 (1W)
P.14 P.15 P.15 P.15
PWR_I2C
P.31~P.33
GPS Antenna MIC & Audio Jack
P.15

UART2 Broadcom
2 2
HDMI_DDC BCM47511
Micro HDMI HDMI Switch Nvidia P.21
P.19 (1.8V/3.3V) BT/WLAN Antenna
P.13 T30S
UART3
Touch Panel SDIO AzureWave
Control AW-AH662
P.13 DAP
P.22
10.1" LCD LVDS Transmitter 3G Modem Antenna
1920*1200 (V105A)
P.12
USB2 3G Modem Module SIM Card
Client P.18 P.18

Micro USB Signal Switch Host
P.20 P.20
3
P-Senser 3



IQS12800100TSR
CAMERA Dock/B
CIS(MIPI)
5M(CJAA525) I2C
2M(CBFA152) CAM_I2C
P.17
CAM_I2C CAM_I2C CAM_I2C

SDIO4 SDIO1
EEPROM (1.8V) (3.3V) GYRO Sensor Light Sensor E-Compass
MPU-3050 STK2203 AKM8975
P.10
eMMC Micro SD slot P.16 Func/B Dock/B
P.11 P.20
IME

4
G-Sensor 4
KXTF9-4100
P.16


Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/06/20 Deciphered Date 2012/06/20 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
4019FQ
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
C B
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
SCHEMATIC MB A8022
Date: Tuesday, July 10, 2012 Sheet 2 of 38
A B C D E
5 4 3 2 1




Board ID
Voltage Rails
Power Plane Description
VIN Adapter power supply (19V)
PICASSO 2
B+ AC or battery power rail for power circuit.
+VDD_1V2_RTC_TEGRA Power for RTC and always-on core logic.
VDD_1V2_SOC Power for remainder of core logic
D D
+AVDD_1V1_PLL_TEGRA AVDD_PLL power rail
+VDD_1V8_PMU_VRTC RTC power rail
+VDD_1V8_SYS_TEGRA System power rail
+AVDD_3V3_USB_TEGRA USB power rail
+VDD_2V85_EMMC Core voltage for EMMC
+VDD_1V8_CAM_TEGRA Core voltage for CAMERA
+AVDD_3V3_HDMI_S HDMI power rail
VDD_1V8_GEN 1.8V switched power rail for standby mode
+VDD_3V3_DDR_RX_TEGRA DDR RX power rail
+3VS 3.3V switched power rail for standby mode
+5VS 5V switched power rail for standby mode
+VDD_LED_BL LED power rail
+VDD_3V3_SDMMC1_TEGRA Micro SD power rail
+VDD_VCM_3V3 CAMERA power rail
+VDD_1V2_DDR_MEM DDR power rail




C C




GEN1_I2C <+VDD_1V8_SENSOR >
Device Address

Gyro 0xD0 , 0xD1
E Compass 0x18 , 0x19
Light Senser 0x38 , 0x39
PICASSO M
LPDDR2
B GEN2_I2C / TS_I2C < +VDD_3V3_GMI_TEGRA > B


Device Address

Touch Screen 0x98 , 0x99



CAM_I2C < +VDD_1V8_CAM_TEGRA >
Device Address
LVDS strap pin
Camera 5M 0x78 , 0x79
Camera 2M 0x20 , 0x21
Flash LED 0x66 , 0x67


PWR_I2C < +VDD_1V8_SYS_TEGRA>
Device Address

Thermal Senser 0x98 , 0x99
A
ES305 0x3E A

Codec 0x34 , 0x35
PMU 0x2D
TPS62361 0x60
BATT Conn 0xAA , 0xAB
EEPROM (Low level) 0xA0 , 0xA1
EEPROM (High level) 0xA2 , 0xA3
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/06/20 Deciphered Date 2012/06/20 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
4019FQ
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
C B
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
SCHEMATIC MB A8022
Date: Tuesday, July 10, 2012 Sheet 3 of 38
5 4 3 2 1
5 4 3 2 1

+VDD_3V3_GMI_TEGRA
+VDD_3V3_GMI_TEGRA
R453 L49 27NH_LQG15HS27NJ02D_5%_0402
NV_LCD_PCLK 2 1 LCD_PCLK_R 1 2 U1E
LCD_PCLK <12>
47_0402_5% 1 1 NAND_D0 R1 2 1 100K_0201_5%
C165 C164
4/21 GMI BOOT_PD R2 2 1 100K_0201_5%
12P_0201_50V8J 12P_0201_50V8J (1.8/3.3V)
2 2
P12 VDDIO_GMI_1 GMI_AD00 J7 Z NAND_D0
RF T12 VDDIO_GMI_2 GMI_AD01 K6 Z BOOT_PD 8/22 Change BOM structure to LPDDR2 & EMMC
J3 Z




3300P_0201_16V6K




0.1U_0201_10V6K
GMI_AD02
2 1 2 GMI_AD03 H2 Z
P4 Z NAND_D4 +VDD_3V3_GMI_TEGRA




4.7U_0402_6.3V6M
+VDD_3V3_LCD_TEGRA GMI_AD04
P6 Z




C3
U1I C147 C4 NAND_D5
GMI_AD05
8/21 LCD
GMI_AD06 N3 Z NAND_D6 X76_SAM_1GB@
1 2 1
GMI_AD07 R3 Z NAND_D7 NAND_D4 R38 2 1 100K_0201_5%
(1.8/3.3V) GMI_AD08 G3 PD LCD_PWM_OUT <13>
AG23 AN21 PD NV_LCD_PCLK E1 PD NAND_D5 R43 2 @ 1 100K_0201_5%
VDDIO_LCD_1 LCD_PCLK GMI_AD09 DISPOFF# <13,31>
D
AH24 VDDIO_LCD_2 GMI_AD10 J5 PD EN_T30S_FUSE_3V3 <23> D
PU J1 PD NAND_D6 R84 @ 1 100K_0201_5%
0.1U_0201_10V6K


LCD_WR* AK24 GMI_AD11 LCD_DCR <13> 2
1 2 AR19 PD F2 Z PCB_ID0
LCD_DE PU LCD_DE <12> GMI_AD12
F4 Z PCB_ID1 NAND_D7 R85 @ 1 100K_0201_5%
4.7U_0402_6.3V6M




LCD_HSYNC AK20 LCD_HSYNC <12> GMI_AD13 2
PU P2 Z
C1




C2 AL17 PCB_ID2
LCD_VSYNC LCD_VSYNC <12> GMI_AD14
GMI_AD15 R5 Z EN_SENSOR_3V3 <23>
2 1 PD X76_ELP_1GB@
LCD_D00 AR17 LCD_D00 <12>
AP26 PD 11/6 Add for COMPAL EMI request. NAND_D4 R5 2 1 100K_0201_5%
LCD_D01 PD LCD_D01 <12>
LCD_D02 AM18 LCD_D02 <12>
AN19 PD P8 NAND_D5 R6 2 1 100K_0201_5%
LCD_D03 PD LCD_D03 <12> GMI_A16 VIB_EN_T30S <20>
LCD_D04 AJ23 LCD_D04 <12> GMI_A17 M8 TS_PWR_EN <13>
AR23 PD N9 NAND_D6 R7 2 1 100K_0201_5%
LCD_D05 PD LCD_D05 <12> GMI_A18 EN_VDDLCD_T30S <13>
LCD_D06 AK16 LCD_D06 <12> GMI_A19 R9 EN_WIFI_VDD <22>
AK22 PD NAND_D7 R8 2 1 100K_0201_5%
LCD_D07 PD LCD_D07 <12>
LCD_D08 AU21
PD LCD_D08 <12> PU
02/17 Change to 0201 shortpad
LCD_D09 AM26 LCD_D09 <12> GMI_CS0* R11 TS_INT# <13>
AR21 PD P10 PU EN_SENSOR_3V3
LCD_D10 PD LCD_D10 <12> GMI_CS1* 1 CHARGER_STAT <27>
AU27 G5 BOARD_ID0 R158 0_0201_5%
LCD_D11 PD LCD_D11 <12> GMI_CS2* 1 +VDD_3V3_GMI_TEGRA
AT18 K8 BOARD_ID1 2 @ 1 EN_P_SENSOR EN_P_SENSOR <20> 8/22 Change BOM structure
LCD_D12 LCD_D12 <12> GMI_CS3*




1
AJ17 PD H4 PU
LCD_D13 PD LCD_D13 <12> GMI_CS4* PU POUT_3G_1 <20>
AH18 M10 R18
LCD_D14 PD LCD_D14 <12> GMI_CS6* PU TEMP_ALERT# <7>
AL21 L9 100K_0201_5% PCB_ID0 R63 2 1 100K_0201_5%
LCD_D15 PD LCD_D15 <12> GMI_CS7* POUT_WIFI <16>
AM22 QAJ70@
LCD_D16 PD LCD_D16 <12>
AJ19 PCB_ID1 R87 2 1 100K_0201_5%
LCD_D17 <12>




2
LCD_D17 PD
LCD_D18 AT20 LCD_D18 <12> GMI_ADV* M4 1 BOOT_PD NH660@
AT24 PD PCB_ID2 R100 2 1 100K_0201_5%
LCD_D19 PD LCD_D19 <12>
LCD_D20 AN27 LCD_D20 <12> GMI_CLK L1 0 LTE@
AU23 PD BOARD_ID0 R78 2 1 100K_0201_5%
LCD_D21 PD LCD_D21 <12>
LCD_D22 AR27 LCD_D22 <12> GMI_RST* L5 0 EN_HDMI_5V0 <19>
AM24 PD N5 PU TS_PWR_EN BOARD_ID1 R88 2 1 100K_0201_5%
LCD_D23 LCD_D23 <12> GMI_WAIT 3G_DISABLE# <18>
GMI_WP* L3 PU 3G_WAKE# <18>




1
GMI_IORDY R7 PU POUT_3G <20>
PCB_ID0 R152 2 1 100K_0201_5%
AM20 PD R12 QAJ50@
LCD_M1
GMI_OE* M2 1 FORCE_RECOVERY# 100K_0201_5% PCB_ID1 R153 2 1 100K_0201_5%
GMI_WR* M6 1 NOR_BOOT AH663@
AN17 PD PCB_ID2 R154 2 1 100K_0201_5%




2
LCD_PWR0 PD NONLTE@
LCD_PWR1 AP20
C AN25 PD L7 Z BOARD_ID0 R79 2 1 100K_0201_5% C
LCD_PWR2 LVDS_SHTDN# <12> GMI_DQS TS_RST# <13>