Text preview for : compal_la-3081p_r0.2_schematics.pdf part of acer compal la-3081p r0.2 schematics acer Notebook Ноутбук Acer Aspire 5650 compal_la-3081p_r0.2_schematics.pdf
Back to : compal_la-3081p_r0.2_sche | Home
A B C D E
1 1
Compal Confidential
2 2
HBL51 Schematics Document
Intel Yonah Processor with 945GM/945PM + DDRII + ICH7M
3
2005-11-03 3
REV: 0.2
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/06/20 Deciphered Date 2006/06/20 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Page
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.2
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
HBL51 LA-3081P
Date: Wednesday, November 09, 2005 Sheet 1 of 47
A B C D E
A B C D E
Compal Confidential
Thermal Sensor Clock Generator
Model Name : HBL50 Fan Control
page 47
Yonah
F75383M ICS9LPRS325
page 4 page 14
File Name : LA-2921 uPGA-478 Package
page 4,5
1 1
PSB
H_A#(3..31) 533/667MHz H_D#(0..63)
DVI-D Conn. LCD Conn. CRT & TV-out
page 17 page 15 page 16
DVI LVDS Memory BUS(DDRII) 200pin DDRII-SO-DIMM X2
Intel 945PM/GM Dual Channel BANK 0, 1, 2, 3 page 12,13
CH7307C SDVO
page 17 1.8V DDRII 400/533
uFCBGA-1466
page 6,7,8,9,10,11
DMI New Card LAN(GbE) MINI CARD x2 USB conn x4 Bluetooth
BCM5789
Socket page 29 page 26 page 28 page 29 Conn page 34
PCI Express USB port 3, 7 USB port 0, 2 USB port5
PCI BUS USB port 1
2
3.3V 33 MHz Intel ICH7-M 3.3V 48MHz 2
IDSEL:AD16 IDSEL:AD18 IDSEL:AD17 IDSEL:AD20 3.3V 24.576MHz/48Mhz HD Audio
(PIRQE#, (PIRQG/H#, (PIRQF#, (PIRQA#, BGA-652
GNT#2, GNT#3, GNT#3, GNT#2, 3.3V ATA-100
REQ#2) REQ#3) REQ#3) REQ#2) IDE
S-ATA
page 18,19,20,21
IEEE 1394 Mini PCI LAN (10/100) CardBus
VT6311S socket BCM4401E ENE CB714 CDROM MDC 1.5 HDA Codec
page 30 (WLAN) page 26 page 24 port 0 port 0 Conn. 23 Conn 42 ALC883
page page page 36
(TV-Tuner)
page 28
1394 Conn. RJ45 6 in 1 S-ATA HDD SATA-to-IDE HDD
Slot 0 socket SPIF3811-HV096
page 30 page 27
page 25 page 25
Conn.page 22 page 22
Conn.
page 22
Audio AMP Subwoofer
LPC BUS page 37 page 37
3 3
RTC CKT. Super I/O TPM1.2 Phone Jack x3
page 35
ENE KB910Q page 37
SMsC LPC47N207 SLB9635 TT 1.2
page 32 page 31 page 31
Power On/Off CKT. Switch/B Conn.
USB port4, 6
page 35
page 34
Touch Pad Int.KBD
page 35 page 33 FIR
TFDU6102-TR3
page 31
DC/DC Interface CKT. LCM Conn. EC I/O Buffer BIOS
page 34
page 40 page 33 page 33
Power Circuit DC/DC MEDIA/B Conn.
page 34
page 40,41,42,43 CIR
44,45,46,47 page 34
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/06/20 Deciphered Date 2006/06/20 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Block Diagrams
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.2
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
HBL51 LA-3081P
Date: Wednesday, November 09, 2005 Sheet 2 of 47
A B C D E
A B C D E
SIGNAL
STATE SLP_S1# SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock
Voltage Rails
Full ON HIGH HIGH HIGH HIGH ON ON ON ON
Power Plane Description S1 S3 S5 S1(Power On Suspend) LOW HIGH HIGH HIGH ON ON ON LOW
VIN Adapter power supply (19V) N/A N/A N/A S3 (Suspend to RAM) LOW LOW HIGH HIGH ON ON OFF OFF
B+ AC or battery power rail for power circuit. N/A N/A N/A
1
S4 (Suspend to Disk) LOW LOW LOW HIGH ON OFF OFF OFF 1
+CPU_CORE Core voltage for CPU ON OFF OFF
+0.9VS 0.9V switched power rail for DDR terminator ON OFF OFF S5 (Soft OFF) LOW LOW LOW LOW ON OFF OFF OFF
+1.05VS 1.05V switched power rail ON OFF OFF
+1.5VS 1.5V switched power rail ON OFF OFF
+1.8V 1.8V power rail for DDR ON ON OFF Board ID / SKU ID Table for AD channel
+1.8VS 1.8V switched power rail ON OFF OFF Vcc 3.3V +/- 5%
+2.5VS 2.5V switched power rail ON OFF OFF Ra/Rc/Re 100K +/- 5%
+3VALW 3.3V always on power rail ON ON ON* Board ID Rb / Rd / Rf V AD_BID min V AD_BID typ V AD_BID max
+3VS 3.3V switched power rail ON OFF OFF 0 0 0 V 0 V 0 V
+5VALW 5V always on power rail ON ON ON* 1 8.2K +/- 5% 0.216 V 0.250 V 0.289 V
+5VS 5V switched power rail ON OFF OFF 2 18K +/- 5% 0.436 V 0.503 V 0.538 V
+VSB VSB always on power rail ON ON ON* 3 33K +/- 5% 0.712 V 0.819 V 0.875 V
+RTCVCC RTC power ON ON ON 4 56K +/- 5% 1.036 V 1.185 V 1.264 V
5 100K +/- 5% 1.453 V 1.650 V 1.759 V
6 200K +/- 5% 1.935 V 2.200 V 2.341 V
7 NC 2.500 V 3.300 V 3.300 V
2 2
BOARD ID Table BTO Option Table
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
External PCI Devices Board ID PCB Revision BTO Item BOM Structure
Device IDSEL# REQ#/GNT# Interrupts
0 0.1 UMA's DVI 7307@
CardBus(SD) AD20 2 PIRQA/PIRQB
1 LAN(10/100) 4401@
13 94 AD16 0 PIRQE
2 LAN(GIGA) 5789@
LAN(10/100) AD17 3 PIRQF
3 MINI CARD1 MINI1@
Mini-PCI(WLAN/TV-Tuner) AD18 1 PIRQG/PORQH
4 MINI CARD2 MINI2@
5 SATA-to-IDE 8040@
6 PATA PATA@
7 GRAPEVINE GRA@
MEDIA/B MEDIA@
SKU ID Table CIR CIR@
EC SM Bus1 address EC SM Bus2 address FIR FIR@
3
Device Address Device Address
SKU ID SKU GENEVA GEN@ 3
Smart Battery 0001 011X b Fintek F75383M 1001 100X b
0 LCM LCM@
EEPROM(24C16/02) 1010 000X b
1 GM TVOUT TVOUT@
GMT G781-1 1001 101X b
2 1394 6311S@
3 CARDREADER 4IN1@
4 Sub-woofer SUB@
5 5789&5787 8789@
6 4401&5789 0189@
ICH7M SM Bus address 7
Device Address
Clock Generator 1101 001Xb
(ICS9LPRS325AKLFT_MLF72)
DDR DIMM0 1001 000Xb
DDR DIMM2 1001 010Xb
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/06/20 Deciphered Date 2006/06/20 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.2
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
HBL51 LA-3081P
Date: Wednesday, November 09, 2005 Sheet 3 of 47
A B C D E
5 4 3 2 1
JP18A H_D#[0..63]
H_D#[0..63] (6)
H_A#[3..31] H_A#3 J4 E22 H_D#0
(6) H_A#[3..31]
H_A#4
H_A#5
L4
A3#
A4#
YONAH D0#
D1# F24 H_D#1
H_D#2 +3VS
M3 A5# D2# E26
H_A#6 K5 H22 H_D#3 C624
H_A#7 A6# D3# H_D#4 0.1U_0402_16V4Z
M1 A7# D4# F23
D H_A#8 H_D#5 D
N2 A8# D5# G25 1 2
H_A#9 J1 E25 H_D#6
H_A#10 A9# D6# H_D#7
N3 A10# D7# E23
H_A#11 P5 K24 H_D#8
H_A#12 A11# D8# H_D#9
P2 A12# D9# G24
H_A#13 L1 J24 H_D#10 1 U37
H_A#14 A13# D10# H_D#11 C625
P4 A14# D11# J23 1 VDD SCLK 8 EC_SMB_CK2 (32)
H_A#15 P1 H26 H_D#12
H_A#16 A15# D12# H_D#13 2200P_0402_50V7K THERMDA
R1 A16# D13# F26 2 D+ SDATA 7 EC_SMB_DA2 (32)
H_A#17 H_D#14 2
Y2 A17# D14# K22
H_A#18 U5 H25 H_D#15 THERMDC 3 6
H_A#19 A18# D15# H_D#16 D- ALERT#
R3 A19# D16# N22
H_A#20 W6 K25 H_D#17 4 5
H_A#21 A20# D17# H_D#18 THERM# GND
U4 A21# D18# P26
H_A#22 Y5 R23 H_D#19
H_A#23 A22# D19# H_D#20 ADM1032ARMZ-2REEL_MSOP8
U2 A23# D20# L25
H_A#24 R4 L22 H_D#21
H_A#25 A24# D21# H_D#22 F75383M_MSOP8
T5 A25# ADDR GROUP DATA GROUP D22# L23
H_A#26 T3 M23 H_D#23
H_A#27 A26# D23# H_D#24
W3 A27# D24# P25
H_A#28 W5 P22 H_D#25
H_A#29 A28# D25# H_D#26
Y4 A29# D26# P23
H_A#30 W2 T24 H_D#27
H_A#31 A30# D27# H_D#28
Y1 A31# D28# R24
L26 H_D#29
H_REQ#[0..4] H_REQ#0 D29# H_D#30
(6) H_REQ#[0..4] K3 REQ0# D30# T25
H_REQ#1 H2 N24 H_D#31
H_REQ#2 REQ1# D31# H_D#32
K2 REQ2# D32# AA23
H_REQ#3 J3 AB24 H_D#33
H_REQ#4 REQ3# D33# H_D#34 +1.05VS
L5 REQ4# D34# V24
V26 H_D#35
D35# H_D#36
(6) H_ADSTB#0 L2 ADSTB0# D36# W25
C H_D#37 C
(6) H_ADSTB#1 V4 ADSTB1# D37# U23
U25 H_D#38
D38# H_D#39 ITP_TDI R15 56_0402_5%
D39# U22 2 1
AB25 H_D#40
D40# H_D#41 ITP_TDO R17 56_0402_5%
D41# W22 2 1
Y23 H_D#42
D42# H_D#43 ITP_TMS R16 56_0402_5%
(14) CLK_CPU_BCLK A22 BCLK0 D43# AA26 2 1
A21 HOST CLK Y26 H_D#44
(14) CLK_CPU_BCLK# BCLK1 D44#
Y22 H_D#45 H_PROCHOT# R500 2 1 75_0402_5%
D45# H_D#46
D46# AC26
AA24 H_D#47 ITP_BPM#5 R18 2 1 56_0402_5%
D47# H_D#48
(6) H_ADS# H1 ADS# D48# AC22
E2 AC23 H_D#49 H_IERR# R501 2 1 56_0402_5%
(6) H_BNR# BNR# D49#
G5 AB22 H_D#50
(6) H_BPRI# BPRI# D50# H_D#51
(6) H_BR0# F1 BR0# D51# AA21
H5 AB21 H_D#52
(6) H_DEFER# DEFER# D52# H_D#53
(6) H_DRDY# F21 DRDY# D53# AC25
G6 AD20 H_D#54
(6) H_HIT# HIT# D54#
E4 CONTROL AE22 H_D#55
(6) H_HITM# HITM# D55#
H_IERR# D20 AF23 H_D#56
IERR# D56# H_D#57
(6) H_LOCK# H4 LOCK# D57# AD24
H_RESET# B1 AE21 H_D#58
(6) H_RESET# RESET# D58# H_D#59
D59# AD21
AE25 H_D#60
H_RS#[0..2] H_RS#0 D60# H_D#61
(6) H_RS#[0..2] F3 RS0# D61# AF25
H_RS#1 F4 AF22 H_D#62
H_RS#2 RS1# D62# H_D#63 ITP_TRST# R19 56_0402_5%
G3 RS2# D63# AF26 2 1
(6) H_TRDY# G2 TRDY# ITP_TCK R20 2 1 56_0402_5%
DINV0# J26 H_DINV#0 (6)
M26 TEST1 R513 2 1 @ 1K_0402_5%
DINV1# H_DINV#1 (6)
PAD ITP_BPM#0 AD4 V23
B T5 BPM0# DINV2# H_DINV#2 (6) B
PAD ITP_BPM#1 AD3 AC20 TEST2 R512 2 1 51_0402_5%
T3 BPM1# DINV3# H_DINV#3 (6)
PAD ITP_BPM#2 AD1
T1 BPM2#
PAD ITP_BPM#3 AC4
T4 BPM3#
DSTBN0# H23 H_DSTBN#0 (6)
ITP_DBRRESET# C20 M24
(20) ITP_DBRESET# DBR# DSTBN1# H_DSTBN#1 (6)
(6) H_DBSY# E1 DBSY# DSTBN2# W24 H_DSTBN#2 (6)
(19) H_DPSLP# B5 DPSLP# DSTBN3# AD23 H_DSTBN#3 (6)
(19,47) H_DPRSTP# E5 DPRSTP# DSTBP0# G22 H_DSTBP#0 (6)
(6) H_DPWR# D24 DPWR# DSTBP1# N25 H_DSTBP#1 (6)
PAD ITP_BPM#4 AC2 MISC Y25
T2 PRDY# DSTBP2# H_DSTBP#2 (6)
ITP_BPM#5 AC1 AE24
PREQ# DSTBP3# H_DSTBP#3 (6)
H_PROCHOT# D21
PROCHOT#
H_PW RGOOD D6
(19) H_PWRGOOD PWRGOOD
H_CPUSLP# D7
(6) H_CPUSLP# SLP#
ITP_TCK AC5
ITP_TDI TCK
AA6 TDI A20M# A6 H_A20M# (19)
ITP_TDO AB3 A5
TDO FERR# H_FERR# (19)
TEST1 C26 C4
TEST1 IGNNE# H_IGNNE# (19)
TEST2 D25 B3
TEST2 INIT# H_INIT# (19)
ITP_TMS AB5 C6
TMS LINT0 H_INTR (19)
ITP_TRST# AB6 B4
TRST# LINT1 H_NMI (19)
LEGACY CPU
THERMAL
THERMDA A24 D5
THERMDC THERMDA DIODE STPCLK# H_STPCLK# (19)
A25 THERMDC SMI# A3 H_SMI# (19)
(6,19) H_THERMTRIP# C7 THERMTRIP#
FOX_PZ47903-2741-42_YONAH
A A
Layout Note:
THERMDA & THERMDC Trace / Space = 10 / 10 mil
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/06/20 Deciphered Date 2006/06/20 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Yonah (1/2)
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
Custom 0.2
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAIN