Text preview for : E1070_Block_Diagram_1_0.pdf part of motorola E1070 Block Diagram 1 0 motorola Mobile Phone E1070_sm E1070_Block_Diagram_1_0.pdf
Back to : E1070_Block_Diagram_1_0.p | Home
J6
Blue Module STBY_MB (POG)
L6
PS_SPIMB_CE (POG)
(U900) MB K4 MB_SPI_CLK B8
PRIMSYN
CNTL REG V5
I/F K5 MB_SPI_MOSI D8 WB_SPIWB_CE (BLUE)
GPIO Y4
L7 STBY_WB PS_SPIMB_CE (BLUE)
K6 STBY_WB (POG) T6
(POG) HAR_RESETB F9 PS_SPIWB_CE D9 PS_CLK_EN (BLUE)
ONELIFE WB J10 WB_SPI_CLK (HARMONY) WB_SPI_CLK A7 BLUE_SCAN_SYNC
I/F CNTL REG J9 WB_SPI_MOSI MQ_SPI
J9 (HARMONY) WB_SPI_MOSI C8 (BLUETOOTH)
(POG) WB_SPIWB_CE
J9 N19 J13 J8
D2 MB_ASPI_DATA M7
K13 MB_SPI_MISO F8
ALGAE E3 MB_ASPI_CLK N7 RX AUX
ALGAE ASPI SPI K14 HAR_SPIMB_CE C9 POG
E2 D4 MB_ASPI_CE N6
Antenna (HARMONY) MB_TRK_CLK MIXER (U1000)
11 C6 E8
LNA AGC MB_RX_EN A17 (HARMONY) WB_SPI_MISO
GSM_RX A3 A8
16 MB_RX_I R7 (HARMONY) HAR_SPIWB_CE
T901 A4 B3
J2 A9 B4 MB_RX_IX T7 L13 BB_CLK_15_36M E17
20 PCS_RX MA CLK CNTL
T903 A10 MB SPI CLK DIV K12 BB_CLK_13M D20
8 MB_RX_Q MODULE
A6 C3 T8
18 DCS_RX U18 HAR_MB_RX_SLOT B5
T902 A7 C4 MB_RX_QX R8
FL001 SEQUENCE T18 HAR_MB_RX_ON D5
15 MANAGER
FEM B2 MB_CM_IN N9 N12 HAR_MB_RX_ACQ
13 I/F (MB RX) B7
GSM_TX
WCDMA RX RX VCO
BATT_I
N5 ADC
VEND
VENL
DCS_PCS_TX
BDX (POG) P15 BFSR P2 N5
Antenna DAC GMSK SSI P1 BDX (BLUE)
B+
FL100
5 4 3 2 BCLKX (POG) M5
C5 SERIAL R17 BCLKR P1
BCLKX (BLUE)
34 27 15 5,7,8,21,22,24 DMCS (POG) RXCPROC BBIF
11 I/F N6 C5
FracN CLK DIV L5 PS_CLK_OUT L5 T16 BDR DMCS (BLUE)
33 D1
TX VCO
(HARMONY) SW_POS4
(HARMONY) SW_POS3
(HARMONY) SW_POS2
(HARMONY) SW_POS1
L8
/2 /2
J1 FL004 WB RX TRK M11
GSM PA PLL Y500 WB_TRK_CLK (BLUE)
CLK DIV STARCORE
(U800) /2 26MHz
17 29 F1 MB RX TRK P6
TP909 MB_TRK_CLK (BLUE)
10 /2 FracN CLK DIV
TP910 HARMONY
DSP BUS
B10 IPCM
TP908 (U100) AOC 9E_VDET (GSM_PA)
31 14 1,2 3 28 PRIMSYN E13
FL002 TP907 DAC GSM_PA_VBA (GSM_PA)
9E_VDET
GSM_PA_VBA
VRF_TX_2.775V
VMODE
VENH
RX SYNTH WB_AGC(4:0) J5 (BLUE) HAR_RESETB W6 M*CORE
FDBK
/3 OR /5
F10 WB_CMODE M10
WB_RX
F7,F8
U001 (POG) WB_VCO_SF_EN K10 WB_RX_I R10 L12 BBIF_CLK M3
C12 DIGITAL I/Q GAIN
6 3 K11 WB_RX_IX T10
FL900 D12 ADC FILTERS & N3 POG_CLK_EN 1
J11 WB_RX_Q R9 (SELECTIVITY PHASE BBIF_RX(7:2)
J12 WB_RX_QX T9
WCSP 4
8 GROUP DELAY) EQUAL. 2 U1161
GAIN
7 L10 BB TRK MIXER H12 WB_DCOC_I R2 N16 BBIF_RX_FRM N2
ENABLE WB_TRK_CLK OSC G12 WB_DCOC_IX T2 ADC U19 HAR_WB_RX_ON C7
(HARMONY) WB_DCOC_Q
K3 CLK F12 R3 SEQUENCE P14 HAR_WB_RX_ACQ A5 BLUE_CLK_EN (BLUETOOTH)
WB_TX_OUT
(PCAP) PS_CLK_MM F11 WB_DCOC_QX T3 ADC MANAGER
WCDMA PA NC ONE LIFE R13 HAR_WB_RX_SLOT A4
14 D9 WB_RX_EN F17 I/F (WB RX) E7
(U400) WB_VCO_SF_EN (BLUE)
L4 GPS BT E1 MB_EXC_EN E19
BLUETOOTHCLK DIV DIV J14
10 20 WB_SPI_MISO (POG) B4
FL003 J15 MB_RX_VCO_EN (BLUE)
HAR_SPIWB_CE (POG) L1 Timer
J2 L3 WB SPI
(SEE POG) PS_CLK_EN RX C4
MBC_EN1 N5 K15 STBY_MB (BLUE,HARMONY)
15,17 1 3,4 2 6 MBC_EN2 AGC WB_SPI_CLK (POG) F7
V1 L16
DRVR STBY_WB (BLUE,HARMONY)
BATT_I WB_SPI_MOSI (POG)
WB_PA_LOAD_SW C19
VRF_TX_2.775V G14 HAR_TX_RAMP E6
WB_PA_EN E17 D6
H17 HAR_TX_SLOT
WB_PA_VBA1 D12 H18 HAR_TX_PREKEY G7
TEMP SENSE R217 TX
(U880) 16 VGC E12 AOC J17 AOC_PWR_UP_DN T5
VGC MIXER MIXER 18 BB_QX G3 C18
3 4 VGC SEQUENCE VEND (GSM_PA)
6 I/Q GAIN D18
19 BB_Q G4 MANAGER VMODE (GSM_PA)
& D17
20 BB_IX H4 DAC PHASE I/F (TX) VENH (GSM PA)
(PCAP) TEMP_SENSE
D16
21 BB_I H3 EQUAL. VENL (GSM_PA)
C17
R215 SW_POS1 (FEM)
24 REF TP205 B18
/2 FracN SW_POS2 (FEM)
15 TX_EN D19 D15 Rev History:
SW_POS3 (FEM)
VCO TANK VCO_EN D14 0.1 - Initial Draft
23 E16 SW_POS4 (FEM) 1.0 - Final Release
RATTLER 2 SW_ASPI_DW E6
(U200) LP
SW_ASPI_CLK C3 TX AUX WCDMA FIR
1 BBIF_TX(7:2) Drawing Number: Rev: Page:
PULSE
3 SW_ASPI_CE D4 SPI
SHAPING 8403571C07_RevA 1.0 1 of 2
TEMP_SENSE_EN D15 FILTER H16 BBIF_TX_FRM M4 Title:
Motorola Confidential Proprietary E1070 RF Block Diagram
T10 RXD_VMIN 14
U1301 FLASH_CS0b G16 EMU ONE
W15 USB_VPIN 13
U1302 FLASH_CS1b F18
U13 USB_TXENB 12
FLASH_CS2b H14 USB USB 25
U10 TXD_VPOUT 16 VBOOST_5.5V
FLASH_DOC_GPU_OEb C17 XCVR
Y14 USB_VMOUT 17
2x256Mbit FLASH_ECBb_GPU_WAITb E15 R10 RTSB_XRXD 28 35
B+
FLASH BATTERY
(U1300) PCAP_RESETb(PCAP) G7 HAR_TX_PREKEY AD4 (PCAP) AD4 TERMINAL
L1 TIMER
(BATT) THERM_BIAS TEMP_SENSE 2
E13,C14 BATT_DETB
(PCAP) THERM_BIAS
FLASH_LBAb K18
SIM _0 AD6 (ICHRG) 5 3
FLASH_CLK K13 3 (POG) BATT_IO M5400
PCAP_RESETb 2 2 4
ADDR(24:0) 1 Q3974
B+ BATT_P 1 VBOOST_5.5V BATT_P
VHOLD_OUT Q5100
DATA(31:0) U12 U13 U15 K13 N8 P15 R17 U5 R5 R6 K17 R3961
37 BATT_I
3
GPU_IND_ADDR MEMORY B+ CHRG BATT FLASH_LIGHT (FLIP)
VHOLD R3960
DATA(15:0) HOLD SENSE CNTL SENSE
E18 PCAP_CLK_IN C2 32 ISENSE
SDRAM_CLK
External ADC BACKLIGHT K15 FLASH_SINK (FLIP) Q3963 2,3
D16 Interface F13BB_SPI_MOSI P8 PLL CONTROL 36 BATT_FET 1
SDRAM_CKE B15 Module GQSPI F12BB_SPI_MISO R7 K2
CHARGE
STACKED (EIM)