Text preview for : LG P7200.pdf part of LG P7200 LG Mobile Phone LG P7200 LG P7200.pdf



Back to : LG P7200.pdf | Home

7. CIRCUIT DIAGRAM




1 2 3 4 5 6 7 8 9 10

GUIDE HOLE
UART VBAT 1V8_VCORE 2V8_VMEM 2V8_VEXT 2V8_VMEM 2V85_VSIM VUSB OJ101 OJ102
3G 2.5G 1V8_VRTC 2V85_SPWR
1 VBAT VUSBIN
GND GND
2
RX RX USC1 C101 C102 C103 C104 C105 C106 C107 C108
3
TX TX USC2 47n 0.1u 0.1u 0.1u 0.1u 0.1u 47n 47n C109 C110
4
UFLS NC1 47n 0.1u
5 OJ103 OJ104
ON_SW ON_SW RPWRON
6
VBAT VBAT
7




M14
C12




D16



K11
R15



C11

N11
P14
C112 C113




F12
F14



T12
PWR



J11
NC2




M6




M3
H6




A5


H1




A8
E3




V8




2V75_VVCXO
F8



L9




T3
T6
8




1V8_VCORE




2V75_VABB
A C114 C115 0.1u 1u A




2V85_VSIM
URXD NC3 22u




2V5_VMIC
2V8_VMEM

1V8_VRTC




2V8_VEXT
9
22p 47n C116
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8

VINT

VMEM1
VMEM2
VMEM3
VMEM4
VMEM5

VEXT1-1
VEXT1-2
VEXT1-3
VEXT1-4
VEXT1-5
VEXT1-6

VEXT2-1

VSIM

VDDUSB

VDDRTC
UTXD NC4 C111




VUSB




VBAT
10 C1
DSR DSR ADD00 ADD0 1u
11 E5
RTS USC5 ADD01 ADD1
12 D3




G15
C15

H15




R10
T10




F15
CTS USC4 ADD02 ADD2




A3
B3
R5
R4




N2

R2
R6
P2
F6 R101 10K
ADD03 ADD3 BACK_BATT
D1 L3
JTAG




VBAT1
VBAT2-1
VBAT2-2
VBAT3-1
VBAT3-2
VBAT4
VBAT5




SPWR1
SPWR2




VCOREIN
VMEMIN1
VMEMIN2
VRTCIN
VUSBIN
ADD04 ADD4 DATA0 DATA00 1u
F5 L6 A12 P1 C117
ADD05 ADD5 DATA1 DATA01 IP IP VCORE1
G6 L1 A13 N1
ADD06 ADD6 DATA2 DATA02 IN IN VCORE2
E1 L8 A15 T3 C118 1u
ADD07 ADD7 DATA3 DATA03 QP QP VMEM1
G5 M1 A14 T2
ADD08 ADD8 DATA4 DATA04 QN QN VMEM2 C119 0.1u
F3 L5 B14 T7
ADD09 ADD9 DATA5 DATA05 AFC AFCDAC VRTC C120
H8 N3 B12 T6 1u
ADD10 ADD10 DATA6 DATA06 TX_RAMP PA VSIM
F1 N1 H16 C121 2.2u (1608)
ADD11 ADD11 DATA7 DATA07 VABB C122 1u
G3 P3 N16
ADD12 ADD12 DATA8 DATA08 C124 C125 VMIC C123 1u
G1 N6 D16
ADD13 ADD13 DATA9 DATA09 47p 0.068u VVCXO C126 1u
H3 P1 E15
ADD14 ADD14 DATA10 DATA10 VUSB
J6 R3 A4 C127 1u
ADD15 ADD15 DATA11 DATA11 VEXT1
J8 R1 B4
ADD16 ADD16 DATA12 DATA12 _RESET VEXT2
KDR331E J3 N7 R102 200 T1 T4
ADD17 ADD17 DATA13 DATA13 RESET VBACK
J5 P6 T13 E16
ONNOFF ADD18 ADD18 DATA14 DATA14 KEY_ROW0 KEYOUT VAPPGATE C128
2 J1 T1 T14 F16
RPWRON 3
ADD19 ADD19 DATA15 DATA15 C129 C130 _POWERKEY KEYON VAPP 1u
K6 R7
R103 PWRON ADD20 ADD20 47n 47n RPWRON DBBON
1 K3 A2
B 100K ADD21 ADD21 CLKON VCXOEN B
D101 K1 T12
ADD22 ADD22 LDOEN
K9 A4 ABB_IRQ D1 T15 R104 1.2M (1%)
ADD23 ADD23 GPIO_48_ABB_IRQ INT IBIAS C131 1u
H9 L1 R1 VBAT VCHARGE
CLKOUT MCLK CRST
RAMCS V5 E7 J2
_RAM_CS NRAMCS1 CLKOUT_GATE MCLKEN
P8 A6 M1 R3
NRAMCS2 GPO_29_ABBRESET ABBRESET VMEMSEL
ROMCS1 N8 T5
_ROM_CS1 NROMCS1 JTAGEN VBACKSEL
P9 T11 G16
_ROM_CS2 GPIO_44_NROMCS2 JTAGEN TCK TMS NC_G16_VPLL_TE
_WR R4 L11 B2 (1%)
_WR NWE GPIO_18_TCK TCK
_LBS V1 V12 B1 B7 R105 100
_LBS NLWR GPIO_19_TMS TMS CHGDACREF C132 0.01u
_UBS U1 P12 R120 0 A1 B5
_UBS NHWR GPIO_20_TDI TDI TDI CHGOSC
P5 V13 TDO_0 C1
_RD NRD GPIO_21_TDO TDO_0 TDO
B8
TDO_1 VBATSENSE
T4 A5
_ADV NADV VCHG
V2 C8 K1 A7
_WAIT NWAIT GPO_0_RXON RXON ISENSE
V4 E8 K2 A6
BURSTCLK BURSTCLK GPO_1_TXON
GPO_5_ARSM
A7 J1
TXON
ASM
U101 GATEDRIVE C133
0.1u
C134
0.1u
T5 C7

_MIDI_CS
V6
NGPCS1
NAUXCS1
GPO_6_ATSM AD6535ABCZ
N9
_LCD_CS GPIO_42_NMAIN_LCD_CS
V7 C6 H1
GPIO_43_NSUB_LCD_CS CSDI CSDO
E6 H2
NA C136 1000p CSDO CSDI
N10 J9 L2
C135 13MHZ CLKIN CSFS CSFS
MC-146_7pFX101 P13 C5 G2
C
3 4
CLKON
C9
CLKON
OSCOUT
U103 BSDO
BSOFS
A3 F1
BSDI
BSIFS AIN3L
R13
MIDI_ABB_L C
E9 A2 E2 R14
2 1
R106
10M PWRON
F9
OSCIN