Text preview for : STK401-050.pdf part of Sanyo STK401-050 AF Power Amplifier (Split Power Supply) (30 W + 30 W min, THD = 0.4%)



Back to : STK401-050.rar | Home

Ordering number : EN4343A

Thick Film Hybrid IC

STK401-050
AF Power Amplifier (Split Power Supply) (30 W + 30 W min, THD = 0.4%)

Overview
Now, thick-film audio power amplifier ICs are available with pin-compatibility to permit a single PCB to be designed and amplifier output capacity changed simply by installing a hybrid IC. This new series was developed with this kind of pin-compatibility to ensure integration between systems everywhere. With this new series of IC, even changes from 3-channel amplifier to 2-channel amplifiers is possible using the same PCB. In addition, this new series of ICs has a 6/3 drive in order to support the low impedance of modern speakers.

Package Dimensions
unit: mm 4134
[STK401-050]

Features
· Pin-compatible STK400-000 series (3-channel/single package) STK401-000 series (2-channel/single package) · Output load impedance RL=6/3 supported · New pin arrangement To simplify input/output pattern layout and minimize the effects of pattern layout on operational characteristics, pin assignments are grouped into blocks consisting of input, output and power systems. · Few external circuits Compared to those series used until now, boot-strap capacitors and boot-strap resistors for external circuits can be greatly reduced. ¥

Specifications
Maximum Ratings at Ta = 25°C
Parameter Maximum supply voltage Thermal resistance Junction temperature Operating substrate temperature Storage temperature range Available time for load short-circuit Symbol VCC max j-c Tj Tc Tstg ts VCC = ±26 V, RL = 6 , f = 50 Hz, PO = 30 W Per power transistor Conditions Ratings ±39 1.8 150 125 ­30 to +125 1 Unit V °C/W °C °C °C s

SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
D3096HA(OT)/31293YO (OT) No. 4343-1/9

STK401-050

Operating Characteristics at Ta = 25°C, RL = 6, Rg = 600, VG = 40dB, RL (non-inductive)
Parameter Quiescent current Output power Symbol ICCO PO (1) PO (2) Total harmonic distortion THD (1) THD (2) Frequency response Input impedance Output noise voltage Neutral voltage fL, f H ri VNO VN VCC =± 31 V VCC = ±26 V, f = 20 Hz to 20 kHz, THD = 0.4% VCC = ±22 V, f = 1 kHz, THD = 1.0%, RL = 3 VCC = ±26 V, f = 20 Hz to 20 kHz, PO = 1.0 W VCC = ±26 V, f = 1 kHz, PO = 5.0 W +0 VCC = ±26 V, PO = 1.0 W, ­3 dB VCC = ±26 V, f = 1 kHz, PO = 1.0 W VCC = ±31 V, Rg = 10 k VCC = ±31 V ­70 0 0.01 20 to 50 k 55 1.2 +70 Conditions Ratings min 20 30 30 typ 60 35 35 0.4 max 100 Unit mA W W % % Hz k mVrms mV

Notes · Use rated power supply for test unless otherwise specified. · When measuring available time for load short-circuit and output noise voltage use transformer power supply indicated below. · Output noise voltage is represented by the peak value rms (VTVM) for mean reading. Use an AC stabilized power supply (50 Hz) on the primary side to eliminate the effect of AC flicker noise.

Unit (resistance:, capacitance:F)

Internal Equivalent Circuit

No. 4343-2/9

STK401-050 Pattern Example for PCB used with either 2- or 3-channel Amplifiers.

With the STK401-000 series, the 6 pin corresponds to the 1 pin with respect to the STK400-000 series.

Sample Application Circuit

No. 4343-3/9

STK401-050 Description of External Circuits
C1, 11 For input coupling capacitor. Used for DC current blocking. When capacitor reactance with low frequency is increased, the reactance value should be reduced in order to reduce the output noise from the signal resistance dependent 1/f noise. In response to the popping noise which occurs when the system power is turned on, C1 and C11 which determine the decay time constant on the input side are increased while C3 and C13 on the NF side are decreased. For input filter capacitor. Permits high-region noise reduction by utilizing filter constructed with R1 and R11. For NF capacitor. This capacitor determines the decline of the cut-off frequency and is calculated according to the following equation. fL = 1 2 X C3 (13) X R3 (13)

C2, 12 C3, 13

For the purpose of achieving voltage gains prior to reduction, it is best that C3 and C13 are large. However, because the shock noise which occurs when the system power is turned on tends to increase, values larger than those absolutely necessary should be avoided. C5, 15 C6, 7 For oscillation prevention capacitor. A Mylar capacitor with temperature and frequency features is recommended. For oscillation prevention capacitor. To ensure safe IC functioning, the capacitor should be installed as close as possible to the IC power pin to reduce power impedance. An electrolytic capacitor is good. For decoupling capacitor. Reduces shock noise during power up using decay time constant circuits with R8 and R9 and eliminates components such as ripples crossing over into the input side from the power line. For input filter applied resistor. For input bias resistor. The input pin is biased to zero potential. Input impedance is mostly decided with this resistance value. For resistors to determine voltage gain (VG). We recommend a VG = 40 dB using R3 and R13 = 560 and R4 and R14 = 56. VG adjustments are best performed using R3 and R13. When using R4 and R14 for such purposes, R4 and R14 should be set to equal R2 and R12 in order to establish a stable VN balance. For oscillation prevention resistor. For oscillation prevention resistor. This resistor's electrical output resides in the signal frequency and is calculated according to the following formula. VCC max/2 2 P R6 (16) = ( 1/2 fC5 (15) + R6 (16)) X R6 (16) f = output signal frequency upper limit R8, 9 For ripple filter applied resistor. PO max, ripple rejection and power-up shock noise are modified according to this value. Set the electrical output of these resistors while keeping in mind the flow of peak current during recharging to C8 and C9 which function as pre-drive TR control resistors during load shorts. For oscillation prevention coil. Compensates phase dislocation caused by load capacitors

C8, 9

R1, 11 R2, 12 R3, 13, 4, 14

R5, 15 R6, 16

L1, 2

and ensures stable oscillation.

No. 4343-4/9

STK401-050 Series Configuration
3ch Amp IC Name STK400-010 STK400-020 STK400-030 STK400-040 STK400-050 STK400-060 STK400-070 STK400-080 STK400-090 STK400-100 STK400-110 -- -- --
Fixed Standard Output

2ch Amp IC Name STK401-010 STK401-020 STK401-030 STK401-040 STK401-050 STK401-060 STK401-070 STK401-080 STK401-090 STK401-100 STK401-110 STK401-120 STK401-130 STK401-140

Fixed Standard Output

THD [%] f = 20 to 20kHz

Supply voltage [V] VCC max1 -- -- -- -- -- -- VCC max2 ±27 ±29 ±34 ±36 ±39 ±41 ±44 ±45 ±47 ±51 -- -- -- -- VCC1 ±18 ±20 ±23 ±25 ±26 ±28 ±30 ±31 ±32 ±35 ±38 ±42 ±45 ±51 RL = 6 RL = 6 to 3 RL = 6 RL = 3 VCC2 ±14 ±16 ±19 ±21 ±22 ±23 ±24 ±25 ±26 ±27 -- -- -- --

10W X 3 15W X 3 20W X 3 25W X 3 30W X 3 35W X 3 40W X 3 45W X 3 50W X 3 60W X 3 70W X 3 -- -- --

10W X 2 15W X 2 20W X 2 25W X 2 30W X 2 35W X 2 40W X 2 45W X 2 50W X 2 60W X 2 70W X 2 80W X 2 100W X 2 120W X 2 0.4

-- -- -- -- ±56.0 ±61.0 ±65.0 ±74.0 VCC max1 VCC max2 VCC1 VCC2

Example of Set Design for Common PCB

No. 4343-5/9

STK401-050 External Circuit Diagram

Heat Radiation Design Considerations The radiator thermal resistance c-a required for total substrate power dissipation Pd in the STK401-050 is determined as: Condition 1: IC substrate temperature Tc not to exceed 125°C. Pd x c-a+Ta <125°C ······························· (1) where Ta is set assured ambient temperature. Condition 2: Power transistor junction temperature Tj not to exceed 150°C. Pd x c-a+Pd/N x j-c+Ta<150°C·············(2) where N is the number of power transistors and j-c is the thermal resistance per power transistor chip. However, power transistor power consumption is Pd equally divided by N units. Expressions (1) and (2) can be rewritten based on c-a to yield: c-a<(125­Ta)/Pd ······································(1)' c-a<(150­Ta)/Pd­j-c/N··························(2)' The required radiator thermal resistance will satisfy both of these expressions. From expressions (1)' and (2)', the required radiator thermal resistance can be determined once the following specifications are known: · · · Supply voltage VCC Load resistance RL Assured ambient temperature Ta

The total substrate power consumption when STK401-050 VCC is ±26 V and RL is 6 , for a continuous sine wave signal, is a maximum of 45.7W (Fig. 1). In general, when this sort of continuous signal is used for estimation of power consumption, the Pd used is 1/10th of PO max (slight variation depending on safety standard). Pd=27.7W (1/10 PO max=during 3W)
No. 4343-6/9

STK401-050 The STK401-050 has four power transistors, so the thermal resistance per transistor j-c is 1.8°C / W. With an assured ambient temperature Ta of 50°C, the required radiator thermal resistance c-a would be: From expression (1)' c-a <(125­50)/27.7 <2.70 From expression (2)' c-a <(150­50)/27.7­1.8/4 <3.16 To satisfy both, 2.70°C/W is the required radiator thermal resistance. Figure 2 illustrates Pd - PO when the VCC of STK401-050 is ±22V and RL is functioning at 3. Pd = 33.5W (1/10 PO max = during 3W) From expression (1)' c-a <(125­50)/33.5 <2.23 From expression (2)' c-a <(150-50)/33.5­1.8/4 <2.53 To satisfy both, 2.23°C / W is the required radiator thermal resistance. This design example is based on a fixed voltage supply, and will require verification within your specific set environment.

No. 4343-7/9

STK401-050

No. 4343-8/9

STK401-050

s No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. s Anyone purchasing any products described or contained herein for an above-mentioned use shall: Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally. s Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of July, 1997. Specifications and information herein are subject to change without notice. No. 4343-9/9