Text preview for : MPEG schematic diagram.pdf part of MYSTERY MPEG schematic diagram . Rare and Ancient Equipment MYSTERY Car Audio Mystery MDVC-1200RF MPEG schematic diagram.pdf
Back to : MPEG schematic diagram.pd | Home
A B C D E
4 4
SVC-1280 MPEG (ES4428S) DVD-CHANGER
Ver 6.0
2004. 06.14
3 ES4428 PAGE 3
LCEx# FUNCTION 1. INDEX
0 SPARE 2. ES4428S CHIP
1 I/O EXPAND
2 CONTROL LOGIC 3. SDRAM
3 ROM 4. ATAPI DRIVE INTERFACE
5. EPROM & BUFFERS & RESET & CLOCK
AUXx FUNCTION
0 I2C DATA 6. AUDIO DAC, DIN JACK
1 I2C CLOCK 7. VIDEO DAC
2 VFD DATA
3 LOADER RDY 8. POWER, DECOUPLING CONDENCER
4 IR/INTERRUPT INPUT
2 5 LOADER TXD 2
6 VFD CS# POWER GROUND
7 VFD CLK
NAME TYPE DEVICE NAME TYPE SYMBOL
VCC DIGITAL 5.0V SUPPLY GND DIGITAL GROUND
VCC25 DIGITAL 2.85V ES4428 GNDV VIDEO GROUND
VCC3 DIGITAL 3.XV ES4428 GNDA AUDIO GROUND
VCCE DIGITAL 3.XV ES4428
VCCP DIGITAL 3.XV ES4428
VCCS DIGITAL 3.3V SDRAM
VCC3S DIGITAL 3.3V CS4954
VCC3D DIGITAL 3.3V DV103
VCCA ANALOG 5V CS4340
+12V DIGITAL +12V SUPPLY
1 1
()
Title
TITLE PAGE
Size Document Number Rev
SVC-1280 DVD CHANGER 1.0
Date: Friday, July 30, 2004 Sheet 1 of 8
A B C D E
A B C D E F G H I J
VCCE VCCP L501 VCC33 VCC25
ECFB321611PJ120 C507 PLL2 PLL1 PLL0 FREQ
0 0 0 VCO OFF VCC33
L502 C510 C509 0 0 1 27.0MHZ
ECFB321611PJ120 0.1uF VCC33 0 1 0 BYPASS
10 TDMDX TSD0 10
0.1uF 0.1uF 0 1 1 54.0MHZ PLL0
R502
C508 1 0 0 121.5MHZ
TDMTSC 1 0 1 81.0MHZ OPEN
0.1uF IC501 1 1 0 94.5MHZ
R503
111
104
130
148
157
159
164
183
193
201
121
139
172
ES4408 1 1 1 108.0MHZ *
31
25
28
30
29
51
18
27
59
68
75
92
99
35
44
83
1
9
4.7K
TDMTSC
TDMDR
TDMFS
TDMCLK
AVCC(VDAC)
AVCC(PLL)
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC33
VC25
VC25
VC25
VC25
VC25
VC25
VC25
TDMDX/RSEL
5 DCLK 105 CLK MCLK 39 MCLK 5
TSD1 PLL1
R504
4,5,6,7 RST# 24 RESET TBCK 40 TBCK 6 4.7K
32 TWS
LCS0# TWS/SEL_PLL2 TWS 6
9 173 33 TSD0 C501 9
LCS0 TSD0/SEL_PLL0 TSD0 6
174 36 TSD1 15P
5 LCS1# LCS1 TSD1/SEL_PLL1
175 LCS2 TSD2 37
5 LCS3# 176 LCS3 TSD3 38
PLL3 CLK SOURCE
198 47 0 CRYSTAL OSC TWS PLL2
5 WRLL# LWRLL RBCK R505
WRHL# 199 46 1 DCLK INPUT
5 WRHL# LWRHL RWS 4.7K
RSD 45
5 LOE# 170 LOE
41 SPDIF
5 LA[0..21] SPDIF/SEL_PLL3 SPDIF 6
LA0 204
LA1 LA0
8
205 LA1 PCLK2XSCN 116 PCLK2X 5 8
LA2 206 117
LA3 LA2 PCLKQSCN SPDIF
207 LA3 HSSCN 119 HSYNC 7 R506 PLL3
LA4 2 118
LA4 VSSCN VSYNC 7 4.7K
LA5 3
LA6 LA5
4 LA6 YUV0 106 YUV0 7
LA7 5 107
LA7 YUV1 YUV1 7
LA8 6 108
LA8 YUV2 YUV2 7
LA9 7 109
LA9 YUV3 YUV3 7
LA10 10 110
LA10 YUV4 YUV4 7
LA11 11 113 TDMDX RSEL
LA11 YUV5 YUV5 7 R507
LA12 12 114
LA12 YUV6 YUV6 7
7 LA13 13 115 4.7K 7
LA13 YUV7 YUV7 7
LA14 14
LA15 LA14
15 LA15 R508
LA16 16 100
LA16 DCS0 DCS0# 3
LA17 19 97 OPEN
LA17 DCS1 DCS1# 3
LA18 20 72
LA18 DRAS0 DRAS0# 3
LA19 21 73
LA19 DBANK0/DRAS1 DBANK0 3
LA20 22 74
LA20 DBANK1/DRAS2 DBANK1 3
LA21 23 69 RSEL BOOT ROM
LA21 DCAS DCAS# 3 1 8-BIT
5 LD[0..7] DWE 71 DWE# 3
LD0 178 70 0 16-BIT
LD0 DSCK/DOE DCKE 3
ES4428
LD1 179 101
6 LD1 DQM DQM 3 6
LD2 180
LD3 LD2 EAUX40
181 LD3
LD4 TP501
182 LD4 DSCK 102 DSCK 3
LD5 185 LD5 DMA[0..11] 3
LD6 186 53 DMA0 TDMTSC
LD7 LD6 DMA0 DMA1 TP502
5 LD[8..15] 187 LD7 DMA1 54
LD8 188 55 DMA2
LD9 LD8 DMA2 DMA3 TDMDX
189 LD9 DMA3 56
LD10 DMA4 TP503
190 LD10 DMA4 57
LD11 191 58 DMA5
LD12 LD11 DMA5 DMA6 LCS0#
194 LD12 DMA6 61
LD13 DMA7 TP504
5 195 LD13 DMA7 62 5
LD14 196 63 DMA8
LD15 LD14 DMA8 DMA9 WRHL#
197 LD15 DMA9 64
DMA10 TP505
DMA10 65
145 66 DMA11
4 HRST# HRST DMA11 SMUTE
4 HRD# 150 HRD/DCI_ACK DB[0..15] 3
DB0 TP506
4 HWR# 149 HWR/DCI_CLK DB0 77
EAUX40 143 78 DB1
HRDQ DB1 DB2
142 HWRQ/DCI_REQ DB2 79
146 80 DB3
4 HIORDY HIORDY DB3 DB4 VCC33 VCC33
4 HIOCS16# 151 HIOCS16 DB4 81
152 82 DB5
4 4 HCS1# HCS1FX DB5 DB6
4
4 HCS3# 153 HCS3FX DB6 85
144 86 DB7
4 HIRQ HIRQ/DCI_ERR DB7 DB8 VCC
87
R510
R509
4 HA[0..2] DB8
1K 2012
IC502
1K 2012
HA0 154 88 DB9
HA1 HA0 DB9 DB10
155 HA1 DB10 89 1 S0 VCC 8
HA2 158 90 DB11 2 7
HA2 DB11 DB12 S1 WC AUX1
4 HD[0..15] DB12 93 3 S2 SCL 6
HD0 122 94 DB13 4 5 AUX0
HD1 HD0/DCI[0] DB13 DB14 GND SDA
123 HD1/DCI[1] DB14 95
HD2 124 96 DB15
HD2/DCI[2] DB15 AM24LC02-S8
HD3 125
3 HD4 HD3/DCI[3] AUX0 3
126 HD4/DCI[4] AUX0 160 AUX0 7
HD5 127 161 AUX1 VCCE VCCP
HD5/DCI[5] AUX1 AUX1 7
HD6 128 162
HD6/DCI[6] AUX2/IOW MPEG-STROBE 4
HD7 131 165
HD8 HD7/DCI[7] AUX3/IOR
132 HD8/DCI_FDS AUX4 166 MPEG-DI 4
HD9 133 167 C502 C503 C504
HD9 AUX5 DEM0 5,6 C505
HD10 134 168 0.1U 100/10 0.1U 2012
HD10 AUX6 MPEG-ACK 4 22/10
HD11 135 169
HD11 AUX7 MPEG-DO 4
112 AVSS(VDAC)
HD12 136 HD12
NC/CAMVS
AVSS(PLL)
HD13 137 49
HD13 XIN XIN 5
NC/APLL
HD14 140
HD15 HD14
2 141 HD15 XOUT 50 2
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
202 NC1
203 NC2
103
120
129
138
147
156
163
171
177
184
192
200
208
42
52
17
26
34
43
60
67
76
84
91
98
48
8
C506
150P 2012
()
Title
1
ES4428 SCHEMATIC DIAGRAM 1
Size Document Number Rev
SVC-1280 DVD CHANGER 1.0
Date: Friday, July 30, 2004 Sheet 2 of 8
A B C D E F G H I J
A B C D E
4 4
2 DMA[0..11] IC551 DB[0..15] 2 IC552
VCCS VCCS
RN551
DMA0 1 2 MA0 MA0 21 2 DB0 MA0 21 2 DB0
DMA1 MA1 MA1 A0 DQ0 DB1 MA1 A0 DQ0 DB1