Text preview for : NP-R40FY02_SER_SM_EN_20070518201706375_04_Schematic_Diagram.pdf part of Samsung NP-R40FY02 SER SM EN 20070518201706375 04 Schematic Diagram Samsung Laptop NP-R40+ Схема и сервис мануал на Samsung NP-R40+ NP-R40FY02_SER_SM_EN_20070518201706375_04_Schematic_Diagram.pdf
Back to : NP-R40FY02_SER_SM_EN_2007 | Home
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
Table of Contents
Sheet 1. COVER
FIRENZE2-R Sheet 2 - 7. DIAGRAM (Block/Power) & ANNOTATIONS
Sheet 8. CLOCK GENERATOR
Sheet 9 - 11. YONAH
g l
Sheet 12. THERMAL SENSOR / FAN CONTROL
Sheet 13 - 17. RS600ME
n a
Sheet18. DDR II SODIMM
CPU :Intel Yonah/Merom (533/667MHz) Sheet19. DDR II TERMINATION
u ti
Sheet20 - 23. SB600
Chip Set :RS600ME & SB600 Sheet24. SB600 STRAPS
Sheet25. FIRMWARE
s n
Remarks : Mobility Platform Sheet26. LCD C
Sheet27. CRT AND TV CONN
Sheet28-29. CARDBUS
m e
Sheet30. 6 IN 1
Sheet31. MINIPCI
a id
Model Name : FIRENZE II R Sheet32-34. AUDIO
Sheet35. HDD & ODD
PBA Name : MAIN Sheet36. MICOM
S f
Sheet37. LID S/W & WLAN ON/OFF S/W & DMB
PCB Code : TPT : BA41-00714A Sheet38. LOM
Sheet39. LAN & MDC CONN &USB
GCE : BA41-00715A Sheet40. LED & BLUETOOTH & TOUCHPAD & KEYBOARD
Dev. Step : MP (6-Layer) Sheet41. CHARGE
n
Sheet42. P3.3V _AUX & P5V_AUX
Revision : 1.0 Sheet43. P1.2V & VCCP B
o
Sheet44. DDR2 POWER
T.R. Date : 2006.01.11 Sheet45. CPU VRM
Sheet46. P1.5V POWER & SWITCHED POWER
C
Sheet47. P1.8V_ALW
Sheet48. POWER STRAPS
DRAW CHECK APPROVAL Sheet49-52. TP
TERMI HJ KIM SJ PARK
A
SAMSUNG
Owner : SEC Mobile R & D Signature : X ELECTRONICS
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
FAN CPU
Mobile Processor VRM System DC/DC
PG 12
D IMVP-6 D
Yonah, Merom Connector
CPU Charging
Thermal (533/667MHz) PG 45
Circuit
LCD Sensor
30P PG 12 L2 Cache : 2 MB, 4MB PG 41
PG 9,10,11 478pin
PG 26 DDR II
Thermistor
LVDS 1ch PG 12 DDR II Switched PWR
VRM
PG 46
g l
DDR II PG 18 PG 44
CRT/TV Channel A
North Bridge SODIMM 0
PG 27 CRT DDR II 667/533
DDR II PG 18
n a
Channel B
SODIMM 1
PG 27 TV RS600ME
u ti
SVHS / Composit
707 FCBGA
Internal Graphics PG 13 ~ 17 ANT
s n
C 2-Lane C
A-Link Express Wireless LAN
Clocking
CK-410 for ATI Mini PCI CONN.
m e
56 PIN PG 31
PG 8 CARDBUS SD/xD/MS PG 30
South Bridge 33MHz, 3.3V PCI R5C843
a id
PCMCIA PG 29
USB 0,1,2,3
PG 28, 29
PG 39 USB 0,1,2,3
PG 32 ANT CARDBUS Module
SB600
S f
USB4
AUDIO Bluetooth
Audio PG 40
564 BGA
USB5 DMB (F/O)
AZALIA AZALIA Primary
AMP PG 37
Codec
ALC260 12P
n
PG 33 PG 32 AZALIA AZALIA Secondary
10/100 LOM
RJ11 PG 20 ~ 23 PCI
B MDC 1.5 RTL8100CL RJ45 B
HP PG 39
o
PG 38
MIC-IN PG 39 PG 39
PG 34
SPI ROM
C
4P
PG 25
PG 33
SATA
PG 35 HDD
PG 40
SPKR R
Touch
MICOM PAD
PATA 3.3V LPC, 33MHz
PG 35 ODD Hitachi H8S
2110B
SPKR L KBD
PG 36
PG 40
A A
SAMSUNG
ELECTRONICS
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
Power Diagram
KBC3_SUSPWRON KBC3_PWRON KBC3_VRON VCCP3_PWRGD
D D
AC Adapter YONAH VCC_CORE
P1.05V NB
(VCCP) SB YONAH
VDC
g l
P1.2V
n a
Battery DC
u ti
P1.8V_AUX P1.8V
s n
C C
P12.0V_ALW
P0.9V
m e
P5.0V_ALW
a id
MICOM_P3.3V
P5.0V_AUX P5.0V
S f
P1.2V_ALW
P3.3V_AUX P3.3V
B
o n P2.5V_LAN P1.5V
B
C
Rail
+V*Always +V*AUX +V SUSPWR PWRON VRON
State
Full On ON ON ON H H H
MEM1_REF
S3 ON ON OFF H L L
S4 ON ON OFF H L L
S5 ON OFF OFF L L L
S5 / S4 S3 S0
A A
SAMSUNG
ELECTRONICS
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
POWER SEQUENCE Rev. 0.1
4) P1.8V_ALW
17 15
4) P1.8V_ALW
MIC5219B 1 10) KBC3_PWRON 17) CLK3_PWRGD# 15) CLK3_PWRGD#
D
MIC5219B 11) P1.5V CLOCK D
4 VDC 2 RTC 1) PRTC_BAT
CHIP
SI4435 Battery
11) P3.3V
Sheet 8
16 16) Clock Running
7) P3.3V_AUX
2) VDC Sheet 20
Sheet47
3) MICOM_P3.3V
3 MICOM_P3.3V & P5V_ALW
3) MICOM_P3.3V
18) VRM3_CPU_PWRGD 15) CLK3_PWRGD#
POWER RHU002N06 MAX 8734 13) VCCP3_PWRGD CPU
VRM
g l
(KBC3_RST#) 14) VCC_CORE
S/W Sheet46
(1/2) 3) P5.0V_ALW
13 14
Sheet 45
Sheet42
19
n a
5
18) VRM3_CPU_PWRGD
20) CPU1_PWRGDCPU 20) CPU1_PWRGDCPU CPU
19 19) KBC3_PWRGD
5) POWER_SW#
21) CHP3_ALINK_RST# 21-2) CHP3_NBRST#
19
u ti
17) CLK3_PWRGD#
11) P1.5V
9 9) CHP3_SLPS5#/S3#
9 SB 20 21-3) PLT3_RSTF#
12) VCCP
21
s n
C KBC 8) KBC3_RSMRST# 21) PCI3_RSTF# 21-1) PCI3_RST#
C
8 7) P3.3V_AUX 12) VCCP
Sheet 9-11
22) CPU1_CPURST#
10) KBC3_PWRON 10-1) KBC3_VRON 11) P3.3V 18) KBC3_NBPWRGD Sheet 13 - 17
10 11) P5.0V 18
m e
7) P1.8V_AUX 12) P1.2V
6) KBC3_SUSPWRON
SB600 21-2) CHP3_NBRST#
6 Sheet 20-23 11) P1.8V NB
a id
7) P1.8V_AUX
21-3) PLT3_RSTF#
18) KBC3_NBPWRGD
11) P0.9V RC600M
Sheet36
11) P1.8V
12) P1.2V
S f
P1.2V & VCCP
12) VCCP(1.05V) 12) VCCP 12
10-1) KBC3_VRON ISL6227 11) P3.3V
13) VCCP3_PWRGD
Sheet 43
P5.0V_AUX & P3.3V_AUX
6) KBC3_SUSPWRON 10) KBC3_PWRON
n
MAX 8734 7) P5.0V_AUX
DDR2 POWER
7) P1.8V_AUX 7) P1.8V_AUX
DDR2
B (2/2) 7) P3.3V_AUX MAX8632 11) 0.9V 11) P0.9V
Memory B
o
7) MEM1_REF 7) MEM1_REF
Sheet 42
7 Sheet 44
Sheet 18 - 19
11
C
7) P5.0V_AUX
11) P5.0V 11) P5.0V
10) KBC3_PWRON SI4435DY
Sheet 46
7) P3.3V_AUX
7) P3.3V_AUX
10) PWRON# FDS6680A 11) P3.3V 11) P3.3V
MiniPCI
Sheet 46
20-3) PCI3_RST# CardBus
LOM 7-1) P2.5V_LAN
Sheet 38
7) P1.8V_AUX
11) P1.8V 11) P1.8V
Sheet 28-31
QST5TR 10) PWRON# FDS6680A
RTL8100CL Sheet 46
7) P3.3V_AUX
Sheet 38
21-1) PCI3_RST#
A 13) KBC3_PWRGD A
SAMSUNG
ELECTRONICS
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
CLK0_HCLK0
D
CLK0_HCLK0# YONAH D
MEROM
CLK1_AMCLK0
CLK1_AMCLK0# SODIMM1
CLK0_HCLK1
DDR2
g l
CLK1_AMCLK1
CLK0_HCLK1# CHANNEL A
CLK1_AMCLK1#
RS600M
n a
CLK1_PCIEICH CLK1_BMCLK0
CLK1_PCIEICH# CLK1_BMCLK0#
SODIMM2
u ti
CLK1_BMCLK1 DDR2
CLK3_NB14M CLK1_BMCLK1# CHANNEL B
s n
C C
CLK3_33M_MIN
m e
MINIPCI
CLK1_PCIERCLK
a id
CLOCK GENERATOR CLK1_PCIERCLK#
CLK3_PCLKLAN RTL8100CL 25MHz
ICS951413CGLFT(Rev.C)
S f
CY28RS400ZXCT(Rev.B)
SPI3_CLK
SB600 SPI ROM
CLK3_USB48
CLK3_PCLKMICOM
MICOM 10MHz
B
o n CLK3_ICH14
25MHz
(FOR SATA)
32.768KHz
(FOR RTC)
B
C CLK3_FM48
14.318 MHz
R5C843
A A
SAMSUNG
ELECTRONICS
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
SCHEMATIC ANNOTATIONS AND BOARD INFORMATION D
PCI Devices Crystal / Oscillator
Devices IDSEL# REQ/GNT# Interrupts TYPE FREQUENCY DEVICE USAGE
Cardbus AD25 0 A, B, C
AD21 1 Crystal 32.768KHz SB600 Real Time Clock
LAN D Crystal 25MHz SB600 SATA
MINIPCI AD23 2 A,B
USB AD30(internal) - - Crystal 10MHz MICOM H8S-2110B
g l
- Crystal 14.318MHz CLOCK-Generator CK-410M
- Crystal 25MHz LAN LOM
Hub to PCI AD31(internal) - -
LPC bridge/IDE/AC97/SMBUS AD31(internal) - --
Internal MAC AD31(internal) - -
n a
AC Link - - - CPU Core Voltage Table IMVP-6
Voltage Rails
u ti
Active/Deeper Sleep
Active Mode Deeper Sleep/Extended Deeper Sleep
Dual Mode Region Dual Mode Region
VDC Primary DC system power supply (7 to 21V)
s n
VCC_CORE Core voltage for YONAH (0~1.5V) VID(6:0) Voltage VID(6:0) Voltage VID(6:0) Voltage
C VCCP YONAH Processor System Bus(PSB) Termination (1.05V) C
0 0 0 0 0 0 0 1.5000 V 0 1 0 1 0 0 0 1.0000 V 1 0 1 0 0 0 1 0.4875 V
0 0 0 0 0 0 1 1.4875 V 0 1 0 1 0 0 1 0.9875 V 1 0 1 0 0 1 0 0.4750 V
P0.9V 0.9V switched power rail (off in S3-S5) 0 0 0 0 0 1 0 1.4750 V 0 1 0 1 0 1 0 0.9750 V 1 0 1 0 0 1 1 0.4625 V
P1.2V 1.2V switched power rail (off in S3-S5) 0 0 0 0 0 1 1 1.4625 V 0 1 0 1 0 1 1 0.9625 V 1 0 1 0 1 0 0 0.4500 V
P1.5V 1.5V switched power rail (off in S3-S5) 0 0 0 0 1 0 0 1.4500 V 0 1 0 1 1 0 0 0.9500 V 1 0 1 0 1 0 1 0.4375 V
m e
P1.5V_AUX 1.5V power rail (off in S4-S5) 0 0 0 0 1 0 1 1.4375 V 0 1 0 1 1 0 1 0.9375 V 1 0 1 0 1 1 0 0.4250 V
P1.8V 1.8V switched power rail (off in S3-S5) 0 0 0 0 1 1 0 1.4250 V 0 1 0 1 1 1 0 0.9250 V 1 0 1 0 1 1 1 0.4125 V
P1.8V_AUX 1.8V power rail(off in S4-S5) 0 0 0 0 1 1 1 1.4125 V 0 1 0 1 1 1 1 0.9125 V 1 0 1 1 0 0 0 0.4000 V
P1.8V_ALWS 1.8V power rail (Always On) 0 0 0 1 0 0 0 1.4000 V 0 1 1 0 0 0 0 0.9000 V 1 0 1 1 0 0 1 0.3875 V
a id
P2.5V_LAN 2.5V power rail (off in S4-S5) 0 0 0 1 0 0 1 1.3875 V 0 1 1 0 0 0 1 0.8875 V 1 0 1 1 0 1 0 0.3750 V
0 0 0 1 0 1 0 1.3750 V 0 1 1 0 0 1 0 0.8750 V 1 0 1 1 0 1 1 0.3625 V
0 0 0 1 0 1 1 1.3625 V 0 1 1 0 0 1