Text preview for : s_ic3001.pdf part of PANASONIC DMR-EH675 SERVICE MANUAL
Back to : DMR-EH675EGK.part1.rar | Home
IC3001 VIDEO/AUDIO PROCESSOR IC-DETAIL BLOCK DIAGRAM
IC4001 AU +5V SWITCHING REGULATOR IC-DETAIL BLOCK DIAGRAM
5 VOUT 4 VIN
91
BIAS
6MHz BPF +
6MHz 12MHz
(SW1) a b c
(SW2) a b c (SW3) a b c d
COMP R-Y OUT
7
93
CLAMP
6MHz LPF
AV1 R-C OUT
IC
9
95
CLAMP/ BIAS 6MHz (SW4) a b c
97
CLAMP
12MHz
COMP B-Y OUT AV1 B OUT (SW6)
NR 1
11
GND 2 3
H :ON
99
CLAMP/ BIAS
12
6MHz 33 AV1 V CLAMP 12MHz
(SW5) a b c
(SA1R)
COMP Y OUT
a b c d
14
56 64
DAC Rch DAC Lch
47
DT Y IN
CLAMP + AV1 G OUT
15
a b c d e OUTPUT SELECT SWITCH (SA4R) a b c d
BUFF. LPF MUTE AV1 Rch 72
17
(SA3R) 52 AV1 Rch AV1 Lch AV2 Rch AV2 Lch (SA18R) (SA2R) BUFF. a b c d e a b c d e
48
DT C IN
BIAS (SW17Y) a b 20 (SW7) a b (SW8) a (SW17V) a BIAS b b b (SW9) a Y OUT
60 53 61
AGC
ADC Rch AMP
ADC Rch
79
19
41
AV3 Y
CLAMP
(SW17C) a b
C OUT
22
AV4 TUN
BUFF. LPF MUTE AV2 Rch 74
45
AV3 C
V OUT
23
50
37 AV3 V CLAMP SV1 a b c d e SV2 a b c d e AV2 V OUT AV1 V/Y/C OUT 24
AV3 Rch
58
26
AV3 Lch
(SA2L) a b c d e OUTPUT SELECT SWITCH (SA4L) a b c d BUFF. LPF MUTE AV2 Lch 73
28
35
AV4 V
51
AV4 Rch
(SA3L) a b c d e
CLAMP
DT_Y DT_C AV1 V AV3 Y AV3 C AV3 V AV4 V AV4 Y AV4 C AV2 R/C AV2 V/Y TUNER V
C-ADC OUT
59
81
AV4 Lch (SA18L) AV4 TUN BUFF.
AGC
ADC Lch AMP
ADC Lch
78
39
AV4 Y
CLAMP
ADC OUTPUT SELECT SWITCH CIRCUIT
V/Y ADC OUT
(SA1L)
83
43
AV4 C
BIAS
SLICER
85
a b c d e
BUFF. LPF MUTE AV1 Lch 71
SCL BIAS 1 AV2 R/C CLAMP (SW10) b a IIC BUS LOGIC SDA
88 89
54
TUN Rch
(SA17R)
(SA17L)
62
3 AV2 G CLAMP
TUN Lch
55
5 AV2 B CLAMP CLAMP AV2 V/Y TUNER V 30
DT R IN DT L IN RF OUT MUTE VCA + MIX
63 76
31
CLAMP
IC3001 Detail Block Diagram IC4001 Detail Block Diagram DMR-EH67EC/EP/EE,EH675EG IC-Detail Block Diagram