Text preview for : acer_4262_350.pdf part of Acer 4262 350 acer_4262_350
Back to : acer_4262_350.pdf | Home
A
B
C
D
E
1
1
Compal Confidential
2 2
HBL50 Schematics Document
Intel Yonah Processor with 945GM/945PM + DDRII + ICH7M (With nVIDIA G73M/72MV)
3
2005-11-08 REV: 0.3
3
4
4
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Cover Page
Size B Date: Document Number Rev 0.3 1 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A B C D
HBL50 LA-2921P
Friday, November 11, 2005
E
Sheet
A
B
C
D
E
Compal Confidential
Model Name : HBL50 File Name : LA-2921
1
Fan Control
page 47
Yonah
uPGA-478 Package
page 4,5
Thermal Sensor F75383M
page 4
Clock Generator ICS9LPRS325
page 14
DVI-D Conn.
page 25
LCD Conn.
page 23
CRT & TV-out
page 24
H_A#(3..31)
PSB 533/667MHz
1
H_D#(0..63)
DVI CH7307C
page 25
LVDS SDVO DVI LVDS PCI-Express
nVidia G73M/(72M)/72MV
Memory BUS(DDRII)
Intel 945PM/GM
uFCBGA-1466
page 6,7,8,9,10,11
Dual Channel
1.8V DDRII 400/533
200pin DDRII-SO-DIMM X2
BANK 0, 1, 2, 3
page 12,13
with 64/128/256MB VRAM
page 15,16,17,18,19,20,21,22
DMI
New Card Socket page
PCI Express
LAN(GbE)
BCM5789
37 page 34
MINI CARD x2
page 36
USB conn x4
page 37
Bluetooth Conn page 42
USB port5
2
USB port 3, 7 USB port 1
USB port 0, 2
2
3.3V 33 MHz
IDSEL:AD16 (PIRQE#, GNT#2, REQ#2) IDSEL:AD18 (PIRQG/H#, GNT#3, REQ#3) IDSEL:AD17 (PIRQF#, GNT#3, REQ#3)
PCI BUS
IDSEL:AD20 (PIRQA#, GNT#2, REQ#2)
Intel ICH7-M
BGA-652
page 26,27,28,29
3.3V 48MHz
3.3V 24.576MHz/48Mhz 3.3V ATA-100 S-ATA
HD Audio
IDE
IEEE 1394
VT6311S
page 38
Mini PCI socket
(WLAN) (TV-Tuner)
page 36
LAN (10/100)
BCM4401E
page 34
CardBus
ENE CB714
page 32
port 0
port 0
CDROM Conn. 31 page HDD Conn. page
MDC 1.5 Conn 42 page
HDA Codec
ALC883
page 44
1394 Conn.
page 38
RJ45
page 35
Slot 0
page 33
6 in 1 socket
page 33
S-ATA HDD Conn.page 30 LPC BUS
SATA-to-IDE
SPIF3811-HV096
page 30
30
Audio AMP
page 45
3
Subwoofer
page 46
3
RTC CKT.
page 43
ENE KB910Q
page 40
Super I/O
SMsC LPC47N207
page 39
TPM1.2
SLB9635 TT 1.2
page 39
Phone Jack x3
page 45
Power On/Off CKT.
page 43
Switch/B Conn.
USB port4, 6
page 42
Touch Pad
Int.KBD
page 41
page 43
FIR
TFDU6102-TR3
page 39
DC/DC Interface CKT.
page 48
CD-PLAY/B Conn.
page 42
EC I/O Buffer
page 41
BIOS
page 41
Power Circuit DC/DC
page 49,50,51,52 53,54,55,56
4
MEDIA/B Conn.
page 42
CIR
page 42
4
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Block Diagrams
Size B Date: Document Number Rev 0.3 2 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A B C D
HBL50 LA-2921P
Friday, November 11, 2005
E
Sheet
A
B
C
D
E
STATE
SIGNAL
SLP_S1# SLP_S3# SLP_S4# SLP_S5# HIGH LOW LOW LOW LOW HIGH HIGH LOW LOW LOW HIGH HIGH HIGH LOW LOW HIGH HIGH HIGH HIGH LOW
+VALW ON ON ON ON ON
+V ON ON ON OFF OFF
+VS ON ON OFF OFF OFF
Clock ON LOW OFF OFF OFF
1
Voltage Rails
Power Plane VIN B+
1
Full ON
Description Adapter power supply (19V) AC or battery power rail for power circuit. Core voltage for CPU 0.9V switched power rail for DDR terminator 1.05V switched power rail 1.5V switched power rail 1.8V power rail for DDR 1.8V switched power rail 2.5V switched power rail 3.3V always on power rail 3.3V switched power rail 5V always on power rail 5V switched power rail VSB always on power rail RTC power S1 N/A N/A ON ON ON ON ON ON ON ON ON ON ON ON ON S3 N/A N/A O FF O FF O FF O FF ON O FF O FF ON O FF ON O FF ON ON S5 N/A N/A O FF O FF O FF O FF O FF O FF O FF ON* O FF ON* O FF ON* ON
S1(Power On Suspend) S3 (Suspend to RAM) S4 (Suspend to Disk) S5 (Soft OFF)
+CPU_CORE +0.9VS +1.05VS +1.5VS +1.8V +1.8VS +2.5VS +3VALW +3VS +5VALW +5VS +VSB +RTCVCC
Board ID / SKU ID Table for AD channel
Vcc Ra/Rc/Re
Board ID
0 1 2 3 4 5 6 7
3.3V +/- 5% 100K +/- 5% Rb / Rd / Rf 0 8.2K +/- 5% 18K +/- 5% 33K +/- 5% 56K +/- 5% 100K +/- 5% 200K +/- 5% NC
V AD_BID min 0 V 0.216 V 0.436 V 0.712 V 1.036 V 1.453 V 1.935 V 2.500 V
V AD_BID typ 0 V 0.250 V 0.503 V 0.819 V 1.185 V 1.650 V 2.200 V 3.300 V
V AD_BID max 0 V 0.289 V 0.538 V 0.875 V 1.264 V 1.759 V 2.341 V 3.300 V
2
2
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
BOARD ID Table
Board ID 0 1 2 3 4 5 6 7 PCB Revision 0.1
BTO Option Table
BTO Item BOM Structure VGA PM@ + VGA@ GM@ UMA UMA's DVI 7307@ LAN(10/100) 4401@ 5789@ LAN(GIGA) MINI CARD1 MINI1@ MINI CARD2 MINI2@ SATA-to-IDE 3811@ PATA PATA@ GRAPEVINE GRA@ G72MV Only G72@ G73 Only G73@ VRAM X76@ VRAM 64M 64@ VRAM 128M 64@+128@ VRAM 256M 64@+128@+256@ MEDIA/B MEDIA@ CIR CIR@ FIR FIR@ GENEVA GEN@ LCM LCM@ Sub-woofer SUB@ 5789&5787 8789@ 4401&5789 0189@ VP1020 VP1020@ INTERNAL MIC INTMIC@ 1394 1394@ SATA HDD SATA@
External PCI Devices
Device CardBus(SD) 13 94 LAN(10/100) IDSEL#
AD20 AD16 AD17
REQ#/GNT#
2 0 3 1
Interrupts PIRQA/PIRQB PIRQE PIRQF PIRQG/PORQH
Mini-PCI(WLAN/TV-Tuner) AD18
EC SM Bus1 address
3
EC SM Bus2 address
Device
Fintek F75383M
SKU ID Table
SKU ID 0 1 2 3 4 5 6 7 SKU PM GM
Device
Smart Battery EEPROM(24C16/02) GMT G781-1
Address
0001 011X b 1010 000X b 1001 101X b
Address
1001 100X b
3
ICH7M SM Bus address
Device
Clock Generator (ICS9LPRS325AKLFT_MLF72) DDR DIMM0 DDR DIMM2
Address
1101 001Xb 1001 000Xb 1001 010Xb
4
4
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Notes List
Size B Date: Document Number Rev 0.3 3 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A B C D
HBL50 LA-2921P
Friday, November 11, 2005
E
Sheet
5
4
3
2
1
JP18A 6 H_A#[3..31] H_A#[3..31] H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 6 H_ADSTB#0 6 H_ADSTB#1 J4 L4 M3 K5 M1 N2 J1 N3 P5 P2 L1 P4 P1 R1 Y2 U5 R3 W6 U4 Y5 U2 R4 T5 T3 W3 W5 Y4 W2 Y1 K3 H2 K2 J3 L5 L2 V4 A3# A4# A5# A6# A7# A8# A9# A10# A11# A12# A13# A14# A15# A16# A17# A18# A19# A20# A21# A22# A23# A24# A25# A26# A27# A28# A29# A30# A31#
H_D#[0..63]
H_D#[0..63] 6
YONAH
D
ADDR GROUP
DATA GROUP
6 H_REQ#[0..4]
H_REQ#[0..4]
REQ0# REQ1# REQ2# REQ3# REQ4# ADSTB0# ADSTB1#
C
14 CLK_CPU_BCLK 14 CLK_CPU_BCLK#
A22 A21
BCLK0 BCLK1
HOST CLK
6 H_ADS# 6 H_BNR# 6 H_BPRI# 6 H_BR0# 6 H_DEFER# 6 H_DRDY# 6 H_HIT# 6 H_HITM# 6 H_LOCK# 6 H_RESET# 6 H_RS#[0..2] H_RS#[0..2]
H_IERR# H_RESET# H_RS#0 H_RS#1 H_RS#2
H1 E2 G5 F1 H5 F21 G6 E4 D20 H4 B1 F3 F4 G3 G2
ADS# BNR# BPRI# BR0# DEFER# DRDY# HIT# HITM# IERR# LOCK# RESET# RS0# RS1# RS2# TRDY#
CONTROL
D0# D1# D2# D3# D4# D5# D6# D7# D8# D9# D10# D11# D12# D13# D14# D15# D16# D17# D18# D19# D20# D21# D22# D23# D24# D25# D26# D27# D28# D29# D30# D31# D32# D33# D34# D35# D36# D37# D38# D39# D40# D41# D42# D43# D44# D45# D46# D47# D48# D49# D50# D51# D52# D53# D54# D55# D56# D57# D58# D59# D60# D61# D62# D63#
E22 F24 E26 H22 F23 G25 E25 E23 K24 G24 J24 J23 H26 F26 K22 H25 N22 K25 P26 R23 L25 L22 L23 M23 P25 P22 P23 T24 R24 L26 T25 N24 AA23 AB24 V24 V26 W25 U23 U25 U22 AB25 W22 Y23 AA26 Y26 Y22 AC26 AA24 AC22 AC23 AB22 AA21 AB21 AC25 AD20 AE22 AF23 AD24 AE21 AD21 AE25 AF25 AF22 AF26 J26 M26 V23 AC20 H23 M24 W24 AD23 G22 N25 Y25 AE24
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
+3VS C624 0.1U_0402_16V4Z 1 2
D
1 C625 2200P_0402_50V7K 2 THERMDA THERMDC
U37 1 2 3 4 VDD D+ DTHERM# SCLK SDATA ALERT# GND 8 7 6 5 EC_SMB_CK2 40 EC_SMB_DA2 40
ADM1032ARMZ-2REEL_MSOP8 F75383M_MSOP8
+1.05VS
C
ITP_TDI ITP_TDO ITP_TMS H_PROCHOT# ITP_BPM#5 H_IERR#
R15 R17 R16 R500 R18 R501
2 2 2 2 2 2
1 1 1 1 1 1
56_0402_5% 56_0402_5% 56_0402_5% 75_0402_5% 56_0402_5% 56_0402_5%
ITP_TRST# ITP_TCK
R19 R20 R513 R512
2 2 2 2
1 1
56_0402_5% 56_0402_5%
6 H_TRDY#
B
T5 T3 T1 T4
PAD PAD PAD PAD
ITP_BPM#0 ITP_BPM#1 ITP_BPM#2 ITP_BPM#3
AD4 AD3 AD1 AC4
BPM0# BPM1# BPM2# BPM3# DBR# DBSY# DPSLP# DPRSTP# DPWR# PRDY# PREQ# PROCHOT# PWRGOOD SLP# TCK TDI TDO TEST1 TEST2 TMS TRST#
DINV0# DINV1# DINV2# DINV3# DSTBN0# DSTBN1# DSTBN2# DSTBN3# DSTBP0# DSTBP1# DSTBP2# DSTBP3#
H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3
6 6 6 6 6 6 6 6 6 6 6 6
TEST1 TEST2
1 @ 1K_0402_5% 1 51_0402_5%
B
28 ITP_DBRESET# 6 H_DBSY# 27 H_DPSLP# 27,56 H_DPRSTP# 6 H_DPWR# PAD T2
ITP_DBRRESET# C20 E1 B5 E5 D24 ITP_BPM#4 AC2 ITP_BPM#5 AC1 H_PROCHOT# D21 H_PW RGOOD H_CPUSLP# ITP_TCK ITP_TDI ITP_TDO TEST1 TEST2 ITP_TMS ITP_TRST# THERMDA THERMDC D6 D7 AC5 AA6 AB3 C26 D25 AB5 AB6 A24 A25 C7
MISC
H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3
27 H_PWRGOOD 6 H_CPUSLP#
THERMAL
THERMDA DIODE THERMDC THERMTRIP#
LEGACY CPU
A20M# FERR# IGNNE# INIT# LINT0 LINT1
A6 A5 C4 B3 C6 B4 D5 A3
H_A20M# 27 H_FERR# 27 H_IGNNE# 27 H_INIT# 27 H_INTR 27 H_NMI 27 H_STPCLK# 27 H_SMI# 27
STPCLK# SMI#
6,27 H_THERMTRIP#
FOX_PZ47903-2741-42_YONAH
A A
Layout Note: THERMDA & THERMDC Trace / Space = 10 / 10 mil
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Yonah (1/2)
Size Document Number Custom Date: Rev 0.3 4 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Sheet
1
Friday, November 11, 2005
5
4
3
2
1
Layout Note: Route VCCSENSE and VSSSENSE traces at 27.4Ohms with 50 mil spacing. Place PU and PD wihin 1 inch of CPU.
+CPU_CORE JP18C
+CPU_CORE R499 1 R498 1
56 VCCSENSE 2 2 56 VSSSENSE 100_0402_1% 100_0402_1% VCCSENSE VSSSENSE AF7 AE7 B26 +1.05VS K6 J6 M6 N6 T6 R6 K21 J21 M21 N21 T21 R21 V21 W21 V6 G21 AE6 AD6 AF5 AE5 AF4 AE3 AF2 AE2 GTL_REF0 AD26 B22 B23 C21 COMP0 COMP1 COMP2 COMP3 R26 U26 U1 V1 E7 AB20 AA20 AF20 AE20 AB18 AB17 AA18 AA17 AD18 AD17 AC18 AC17 AF18 AF17 D2 F6 D3 C1 AF1 D22 C23 C24 AA1 AA4 AB2 AA3 M4 N5 T2 V3 B2 C3 T22 B25
JP18B VCCSENSE VSSSENSE VCCA VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP PSI# VID0 VID1 VID2 VID3 VID4 VID5 VID6 GTLREF BSEL0 BSEL1 BSEL2 COMP0 COMP1 COMP2 COMP3 VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS AB26 AA25 AD25 AE26 AB23 AC24 AF24 AE23 AA22 AD22 AC21 AF21 AB19 AA19 AD19 AC19 AF19 AE19 AB16 AA16 AD16 AC16 AF16 AE16 AB13 AA14 AD13 AC14 AF13 AE14 AB11 AA11 AD11 AC11 AF11 AE11 AB8 AA8 AD8 AC8 AF8 AE8 AA5 AD5 AC6 AF6 AB4 AC3 AF3 AE4 AB1 AA2 AD2 AE1 B6 C5 F5 E6 H6 J5 M5 L6 P6 R5 V5 U6 Y6 A4 D4 E3 H3 G4 K4 L3 P3 N4 T4 U3 Y3 W4 D1 C2 F2 G1
+CPU_CORE
3 x 330uF(9mOhm/3)
1 1 1 + C614 + C609 + C621 @ 330U_D2E_2.5VM_R9 330U_D2E_2.5VM_R9 330U_D2E_2.5VM_R9 2 2 2
D
20mils
C626
+1.5VS C628 10U_0805_10V4Z 1 1
2
2
0.01U_0402_16V7K
South Side Secondary
+CPU_CORE
YONAH
Layout Note: Place C14 near Pin B26
3 x 330uF(9mOhm/3)
1 + C620 1 1 + C608 + C619 @ 330U_D2E_2.5VM_R9 330U_D2E_2.5VM_R9 330U_D2E_2.5VM_R9 2 2 2
North Side Secondary
+CPU_CORE 22U_0805_6.3V6M 1 C33 2 22U_0805_6.3V6M 1 C32 22U_0805_6.3V6M 1 C28 2 22U_0805_6.3V6M 1 C24 2
56 PSI# +1.05VS 1 56 56 56 56 56 56 56 CPU_VID0 CPU_VID1 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5 CPU_VID6
1
C31
1
C35
1
C30
1
C26
R511 1K_0402_1% 2
C
2 22U_0805_6.3V6M +CPU_CORE
2 2 2 22U_0805_6.3V6M 22U_0805_6.3V6M (Place these capacitors on South side,Secondary Layer)
2 22U_0805_6.3V6M
1 R510
2 2K_0402_1% 14 CPU_BSEL0 14 CPU_BSEL1 14 CPU_BSEL2
1
C623
22U_0805_6.3V6M 1 C618
1
C616
22U_0805_6.3V6M 1 C613
1
C22
22U_0805_6.3V6M 1 C20 2
2 22U_0805_6.3V6M +CPU_CORE
2 2 2 2 22U_0805_6.3V6M 22U_0805_6.3V6M (Place these capacitors on South side,Secondary Layer)
+CPU_CORE
1
C611
22U_0805_6.3V6M 1 C607
1
C29
22U_0805_6.3V6M 1 C27
1
C25
22U_0805_6.3V6M 1 C23 2
BSEL2
0 0
BSEL1
0 1
BSEL0
1 1
BCLK
133 166
2 22U_0805_6.3V6M +CPU_CORE
2 2 2 2 22U_0805_6.3V6M 22U_0805_6.3V6M (Place these capacitors on North side,Secondary Layer)
1
C21
22U_0805_6.3V6M 1 C19 2
1
C622
22U_0805_6.3V6M 1 C617
1
C615
22U_0805_6.3V6M 1 C612
1
C610
22U_0805_6.3V6M 1 C606 2
B
2 22U_0805_6.3V6M
2 2 2 2 2 22U_0805_6.3V6M 22U_0805_6.3V6M 22U_0805_6.3V6M (Place these capacitors on North side,Secondary Layer)
+CPU-CORE Decoupling SPCAP,Polymer MLCC 0805 X5R
C,uF 6X330uF 32X22uF
ESR, mohm 9m ohm/6 3m ohm/32
ESL,nH 1.8nH/6 0.6nH/32
R515 1 R514 1 R13 R14 1 1
2 2 2 2
27.4_0402_1% 54.9_0402_1% 27.4_0402_1% 54.9_0402_1%
COMP0 COMP1 COMP2 COMP3
+1.05VS 0.1U_0402_16V4Z 1 C13 220U_D2_2VMR15 + 2 1 C34 1 0.1U_0402_16V4Z C36 1 C38 1 0.1U_0402_16V4Z C37 1 C16 1 0.1U_0402_16V4Z C18 1 C17 @ 1 C15 @
AE18 AE17 AB15 AA15 AD15 AC15 AF15 AE15 AB14 AA13 AD14 AC13 AF14 AE13 AB12 AA12 AD12 AC12 AF12 AE12 AB10 AB9 AA10 AA9 AD10 AD9 AC10 AC9 AF10 AF9 AE10 AE9 AB7 AA7 AD7 AC7 B20 A20 F20 E20 B18 B17 A18 A17 D18 D17 C18 C17 F18 F17 E18 E17 B15 A15 D15 C15 F15 E15 B14 A13 D14 C13 F14 E13 B12 A12 D12 C12 F12 E12 B10 B9 A10 A9 D10 D9 C10 C9 F10 F9 E10 E9 B7 A7 F7
VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC
YONAH
POWER, GROUND
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
K1 J2 M2 N1 T1 R2 V2 W1 A26 D26 C25 F25 B24 A23 D23 E24 B21 C22 F22 E21 B19 A19 D19 C19 F19 E19 B16 A16 D16 C16 F16 E16 B13 A14 D13 C14 F13 E14 B11 A11 D11 C11 F11 E11 B8 A8 D8 C8 F8 E8 G26 K26 J25 M25 N26 T26 R25 V25 W26 H24 G23 K23 L24 P24 N23 T23 U24 Y24 W23 H21 J22 M22 L21 P21 R22 V22 U21 Y21
D
POWER, GROUNG, RESERVED SIGNALS AND NC
C
B
FOX_PZ47903-2741-42_YONAH
FOX_PZ47903-2741-42_YONAH
TRACE CLOSELY CPU < 0.5'
COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms) COMP1, COMP3 layout : Space 25mils (55Ohms)
2
2
2
2
2
2
2
2 0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
A
A
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Yonah (2/2)
Size B Date: Document Number Rev 0.3 5 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
5
4
3
2
1
945GM(A-3)(QK56)[QS]: SA0000059D0(ABO!) 945PM(A-3)(QK58)[QS]: SA00000KD70(ABO!)
4 H_D#[0..63] H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 F1 J1 H1 J6 H3 K2 G1 G2 K9 K1 K7 J8 H4 J3 K11 G4 T10 W11 T3 U7 U9 U11 T11 W9 T1 T8 T4 W7 U5 T9 W6 T5 AB7 AA9 W4 W3 Y3 Y7 W5 Y10 AB8 W2 AA4 AA7 AA2 AA6 AA10 Y8 AA1 AB4 AC9 AB11 AC11 AB3 AC2 AD1 AD9 AC1 AD7 AC6 AB5 AD10 AD4 AC8
U40A HD0# HD1# HD2# HD3# HD4# HD5# HD6# HD7# HD8# HD9# HD10# HD11# HD12# HD13# HD14# HD15# HD16# HD17# HD18# HD19# HD20# HD21# HD22# HD23# HD24# HD25# HD26# HD27# HD28# HD29# HD30# HD31# HD32# HD33# HD34# HD35# HD36# HD37# HD38# HD39# HD40# HD41# HD42# HD43# HD44# HD45# HD46# HD47# HD48# HD49# HD50# HD51# HD52# HD53# HD54# HD55# HD56# HD57# HD58# HD59# HD60# HD61# HD62# HD63# HVREF0 HVREF1 HXRCOMP HXSCOMP HYRCOMP HYSCOMP HXSWING HYSWING HA3# HA4# HA5# HA6# HA7# HA8# HA9# HA10# HA11# HA12# HA13# HA14# HA15# HA16# HA17# HA18# HA19# HA20# HA21# HA22# HA23# HA24# HA25# HA26# HA27# HA28# HA29# HA30# HA31# H9 C9 E11 G11 F11 G12 F9 H11 J12 G14 D9 J14 H13 J15 F14 D12 A11 C11 A12 A13 E13 G13 F12 B12 B14 C12 A14 C14 D14 H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31
H_A#[3..31] 4 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 DMI_ITX_MRX_N0 DMI_ITX_MRX_N1 DMI_ITX_MRX_N2 DMI_ITX_MRX_N3 DMI_ITX_MRX_P0 DMI_ITX_MRX_P1 DMI_ITX_MRX_P2 DMI_ITX_MRX_P3 DMI_MTX_IRX_N0 DMI_MTX_IRX_N1 DMI_MTX_IRX_N2 DMI_MTX_IRX_N3 DMI_MTX_IRX_P0 DMI_MTX_IRX_P1 DMI_MTX_IRX_P2 DMI_MTX_IRX_P3 12 12 13 13 H_REQ#[0..4] 4 12 12 13 13 12 12 13 13 H_ADSTB#0 4 H_ADSTB#1 4 CLK_MCH_BCLK# 14 CLK_MCH_BCLK 14 H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3 4 4 4 4 4 4 4 4 4 4 4 4 12 12 13 13 DDRA_CLK0 DDRA_CLK1 DDRB_CLK0 DDRB_CLK1 DDRA_CLK0# DDRA_CLK1# DDRB_CLK0# DDRB_CLK1# DDRA_CKE0 DDRA_CKE1 DDRB_CKE0 DDRB_CKE1 DDRA_SCS#0 DDRA_SCS#1 DDRB_SCS#0 DDRB_SCS#1 T17 T6 12 12 13 13 R47 R46 1 1 PAD PAD M_OCDOCMP0 M_OCDOCMP1 DMI_ITX_MRX_N0 DMI_ITX_MRX_N1 DMI_ITX_MRX_N2 DMI_ITX_MRX_N3 DMI_ITX_MRX_P0 DMI_ITX_MRX_P1 DMI_ITX_MRX_P2 DMI_ITX_MRX_P3 DMI_MTX_IRX_N0 DMI_MTX_IRX_N1 DMI_MTX_IRX_N2 DMI_MTX_IRX_N3 DMI_MTX_IRX_P0 DMI_MTX_IRX_P1 DMI_MTX_IRX_P2 DMI_MTX_IRX_P3 AE35 AF39 AG35 AH39 AC35 AE39 AF35 AG39 AE37 AF41 AG37 AH41 AC37 AE41 AF37 AG41 AY35 AR1 AW7 AW40 AW35 AT1 AY7 AY40 AU20 AT20 BA29 AY29 AW13 AW12 AY21 AW21 AL20 AF10 BA13 BA12 AY20 AU21 SMRCOMPN SMRCOMPP AV9 AT9 AK1 AK41
U40B DMIRXN0 DMIRXN1 DMIRXN2 DMIRXN3 DMIRXP0 DMIRXP1 DMIRXP2 DMIRXP3 DMITXN0 DMITXN1 DMITXN2 DMITXN3 DMITXP0 DMITXP1 DMITXP2 DMITXP3 SM_CK0 SM_CK1 SM_CK2 SM_CK3 SM_CK0# SM_CK1# SM_CK2# SM_CK3# SM_CKE0 SM_CKE1 SM_CKE2 SM_CKE3 SM_CS0# SM_CS1# SM_CS2# SM_CS3# SM_OCDCOMP0 SM_OCDCOMP1 SM_ODT0 SM_ODT1 SM_ODT2 SM_ODT3 SM_RCOMPN SM_RCOMPP SM_VREF0 SM_VREF1 PM_BMBUSY# PM_EXTTS0# PM_EXTTS1# PM_THERMTRIP# PWROK RSTIN# ICH_SYNC# RESERVED1 RESERVED2 RESERVED3 RESERVED4 RESERVED5 RESERVED6 RESERVED7 RESERVED8 RESERVED9 RESERVED10 RESERVED11 RESERVED12 RESERVED13 CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20 G_CLKP G_CLKN K16 K18 J18 F18 E15 F15 E18 D19 D16 G16 E16 D15 G15 K15 C15 H16 G18 H15 J25 K27 J26 AG33 AF33 A27 A26 C40 D41 H32
Description at page10
MCH_CLKSEL0 MCH_CLKSEL1 MCH_CLKSEL2 CFG3 PAD CFG4 PAD CFG5 CFG6 PAD CFG7 CFG8 PAD CFG9 CFG10 PAD CFG11 CFG12 CFG13 CFG14 PAD CFG15 PAD CFG16 CFG17 PAD CFG18 CFG19 CFG20 CLK_MCH_3GPLL CLK_MCH_3GPLL# CLK_DREF_96M# CLK_DREF_96M CLK_DREF_SSC# CLK_DREF_SSC MCH_CLKREQ# MCH_CLKSEL0 14 MCH_CLKSEL1 14 MCH_CLKSEL2 14 T15 T8 CFG5 10 T14 CFG7 10 T11 CFG9 10 T12 CFG11 10 CFG12 10 CFG13 10 T7 T13 CFG16 10 T9 CFG18 10 CFG19 10 CFG20 10 CLK_MCH_3GPLL 14 CLK_MCH_3GPLL# 14 CLK_DREF_96M# 14 CLK_DREF_96M 14 CLK_DREF_SSC# 14 CLK_DREF_SSC 14 MCH_CLKREQ# 14
D
D
CLK DDR MUXING
CFG
DMI
D_REF_CLKN D_REF_CLKP D_REF_SSCLKN D_REF_SSCLKP CLK_REQ#
HOST
HREQ#0 HREQ#1 HREQ#2 HREQ#3 HREQ#4 HADSTB#0 HADSTB#1 HCLKN HCLKP HDSTBN#0 HDSTBN#1 HDSTBN#2 HDSTBN#3 HDSTBP#0 HDSTBP#1 HDSTBP#2 HDSTBP#3 HDINV#0 HDINV#1 HDINV#2 HDINV#3 HCPURST# HADS# HTRDY# HDPWR# HDRDY# HDEFER# HHITM# HHIT# HLOCK# HBREQ0# HBNR# HBPRI# HDBSY# HCPUSLP# HRS0# HRS1# HRS2#
D8 G8 B8 F8 A8 B9 C13 AG1 AG2 K4 T7 Y5 AC4 K3 T6 AA5 AC5 J7 W8 U3 AB10 B7 E8 E7 J9 H8 C3 D4 D3 B3 C7 C6 F6 A7 E3 B4 E6 D6
H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 H_ADSTB#0 H_ADSTB#1 CLK_MCH_BCLK# CLK_MCH_BCLK H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3 H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3 H_RESET# H_ADS# H_TRDY# H_DPWR# H_DRD Y# H_DEFER# H_HITM# H_HIT# H_LOCK# H_BR0# H_BNR# H_BPRI# H_DBSY# H_CPUSLP# H_RS#0 H_RS#1 H_RS#2
C
+1.8V
DDRA_ODT0 DDRA_ODT1 DDRB_ODT0 DDRB_ODT1 2 80.6_0402_1% 2 80.6_0402_1% SMVREF
+1.05VS
R530 54.9_0402_1% 1 2
R532 54.9_0402_1% 1 2
H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3
NC0 NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18
A3 A39 A4 A40 AW1 AW41 AY1 BA1 BA2 BA3 BA39 BA40 BA41 C1 AY41 B2 B41 C41 D1 T32 R32 F3 F7 AG11 AF11 H7 J19 A41 A34 D28 D27 A35
C
B
J13 H_VREF K13 H_XRCOMP E1 H_XSCOMP E2 H_YRCOMP Y1 H_YSCOMP U1 H_SWNG0 E4 H_SWNG1 W1 R531 24.9_0402_1% 2 1 R529 24.9_0402_1% 2 1
H_RESET# 4 H_ADS# 4 H_TRDY# 4 H_DPWR# 4 H_DRDY# 4 H_DEFER# 4 H_HITM# 4 H_HIT# 4 H_LOCK# 4 H_BR0# 4 H_BNR# 4 H_BPRI# 4 H_DBSY# 4 H_CPUSLP# 4
RESERVED
PM_BMBUSY# G28 PM_EXTTS#0 F25 PM_EXTTS#1 H26 H_THERMTRIP# G6 4,27 H_THERMTRIP# GMCH_PWROK AH33 PLTRST_R# AH34 1 2 26,28,31,34,39,40 PLT_RST# R128 100_0402_1% K28 26 MCH_ICH_SYNC# 28 PM_BMBUSY# 12,13 PM_EXTTS#0
NC PM
B
CALISTOGA_FCBGA1466~D PM@
Layout Note: SMVREF trace width and spacing is 20/20.
+1.8V 2 GMCH_PWROK R127 1 R130 1 R577 100_0402_1% @ 0_0402_5% VGATE 2 0_0402_5% SYS_PWROK 2 VGATE 14,28,56 SYS_PWROK 28,43
H_RS#[0..2] 4 CALISTOGA_FCBGA1466~D PM@
0.1U_0402_16V4Z C46
2
Layout Note: H_XRCOMP / H_YRCOMP / H_VREF / H_SWNG0 / H_SWNG1 trace width and spacing is 10/20.
+1.05VS +1.05VS +1.05VS
SMVREF
1
+3VS R578 100_0402_1% PM_EXTTS#0 R111 10K_0402_5% 1 2 R100 @ 10K_0402_5% 1 2
1
2 1 221_0603_1% 1 100_0402_1% 221_0603_1% 2
1
R528
2
1
H_SWNG0 0.1U_0402_16V4Z C48
2
A
R60
R527
28,56 PM_DPRSLPVR
1 R121
PM_EXTTS#1 2 0_0402_5%
H_SWNG1 0.1U_0402_16V4Z C641
2005/09/20
A
H_VREF 2 2 0.1U_0402_16V4Z C66 100_0402_1% 1 100_0402_1% 1
1
200_0603_1%
R526
R53
R44
1
2
2
Security Classification Issued Date 2005/06/20
1
2
1
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Calistoga (1/6)
Size B Date: Document Number Rev 0.3 6 of 59
2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
5
4
3
2
1
13 DDRB_SDQ[0..63] 12 DDRA_SDQ[0..63] 12 DDRA_SMA[0..13] DDRA_SDQ[0..63] 13 DDRB_SMA[0..13] DDRA_SMA[0..13]
DDRB_SDQ[0..63] DDRB_SMA[0..13]
D
D
U40D 12 DDRA_SBS0# 12 DDRA_SBS1# 12 DDRA_SBS2# 12 DDRA_SDM[0..7] AU12 AV14 BA20 SA_BS0 SA_BS1 SA_BS2 SA_DQ0 SA_DQ1 SA_DQ2 SA_DQ3 SA_DQ4 SA_DQ5 SA_DQ6 SA_DQ7 SA_DQ8 SA_DQ9 SA_DQ10 SA_DQ11 SA_DQ12 SA_DQ13 SA_DQ14 SA_DQ15 SA_DQ16 SA_DQ17 SA_DQ18 SA_DQ19 SA_DQ20 SA_DQ21 SA_DQ22 SA_DQ23 SA_DQ24 SA_DQ25 SA_DQ26 SA_DQ27 SA_DQ28 SA_DQ29 SA_DQ30 SA_DQ31 SA_DQ32 SA_DQ33 SA_DQ34 SA_DQ35 SA_DQ36 SA_DQ37 SA_DQ38 SA_DQ39 SA_DQ40 SA_DQ41 SA_DQ42 SA_DQ43 SA_DQ44 SA_DQ45 SA_DQ46 SA_DQ47 SA_DQ48 SA_DQ49 SA_DQ50 SA_DQ51 SA_DQ52 SA_DQ53 SA_DQ54 SA_DQ55 SA_DQ56 SA_DQ57 SA_DQ58 SA_DQ59 SA_DQ60 SA_DQ61 SA_DQ62 SA_DQ63 AJ35 AJ34 AM31 AM33 AJ36 AK35 AJ32 AH31 AN35 AP33 AR31 AP31 AN38 AM36 AM34 AN33 AK26 AL27 AM26 AN24 AK28 AL28 AM24 AP26 AP23 AL22 AP21 AN20 AL23 AP24 AP20 AT21 AR12 AR14 AP13 AP12 AT13 AT12 AL14 AL12 AK9 AN7 AK8 AK7 AP9 AN9 AT5 AL5 AY2 AW2 AP1 AN2 AV2 AT3 AN1 AL2 AG7 AF9 AG4 AF6 AG9 AH6 AF4 AF8 DDRA_SDQ0 DDRA_SDQ1 DDRA_SDQ2 DDRA_SDQ3 DDRA_SDQ4 DDRA_SDQ5 DDRA_SDQ6 DDRA_SDQ7 DDRA_SDQ8 DDRA_SDQ9 DDRA_SDQ10 DDRA_SDQ11 DDRA_SDQ12 DDRA_SDQ13 DDRA_SDQ14 DDRA_SDQ15 DDRA_SDQ16 DDRA_SDQ17 DDRA_SDQ18 DDRA_SDQ19 DDRA_SDQ20 DDRA_SDQ21 DDRA_SDQ22 DDRA_SDQ23 DDRA_SDQ24 DDRA_SDQ25 DDRA_SDQ26 DDRA_SDQ27 DDRA_SDQ28 DDRA_SDQ29 DDRA_SDQ30 DDRA_SDQ31 DDRA_SDQ32 DDRA_SDQ33 DDRA_SDQ34 DDRA_SDQ35 DDRA_SDQ36 DDRA_SDQ37 DDRA_SDQ38 DDRA_SDQ39 DDRA_SDQ40 DDRA_SDQ41 DDRA_SDQ42 DDRA_SDQ43 DDRA_SDQ44 DDRA_SDQ45 DDRA_SDQ46 DDRA_SDQ47 DDRA_SDQ48 DDRA_SDQ49 DDRA_SDQ50 DDRA_SDQ51 DDRA_SDQ52 DDRA_SDQ53 DDRA_SDQ54 DDRA_SDQ55 DDRA_SDQ56 DDRA_SDQ57 DDRA_SDQ58 DDRA_SDQ59 DDRA_SDQ60 DDRA_SDQ61 DDRA_SDQ62 DDRA_SDQ63 13 DDRB_SBS0# 13 DDRB_SBS1# 13 DDRB_SBS2# 13 DDRB_SDM[0..7] AT24 AV23 AY28
U40E SB_BS0 SB_BS1 SB_BS2 SB_DQ0 SB_DQ1 SB_DQ2 SB_DQ3 SB_DQ4 SB_DQ5 SB_DQ6 SB_DQ7 SB_DQ8 SB_DQ9 SB_DQ10 SB_DQ11 SB_DQ12 SB_DQ13 SB_DQ14 SB_DQ15 SB_DQ16 SB_DQ17 SB_DQ18 SB_DQ19 SB_DQ20 SB_DQ21 SB_DQ22 SB_DQ23 SB_DQ24 SB_DQ25 SB_DQ26 SB_DQ27 SB_DQ28 SB_DQ29 SB_DQ30 SB_DQ31 SB_DQ32 SB_DQ33 SB_DQ34 SB_DQ35 SB_DQ36 SB_DQ37 SB_DQ38 SB_DQ39 SB_DQ40 SB_DQ41 SB_DQ42 SB_DQ43 SB_DQ44 SB_DQ45 SB_DQ46 SB_DQ47 SB_DQ48 SB_DQ49 SB_DQ50 SB_DQ51 SB_DQ52 SB_DQ53 SB_DQ54 SB_DQ55 SB_DQ56 SB_DQ57 SB_DQ58 SB_DQ59 SB_DQ60 SB_DQ61 SB_DQ62 SB_DQ63 AK39 AJ37 AP39 AR41 AJ38 AK38 AN41 AP41 AT40 AV41 AU38 AV38 AP38 AR40 AW38 AY38 BA38 AV36 AR36 AP36 BA36 AU36 AP35 AP34 AY33 BA33 AT31 AU29 AU31 AW31 AV29 AW29 AM19 AL19 AP14 AN14 AN17 AM16 AP15 AL15 AJ11 AH10 AJ9 AN10 AK13 AH11 AK10 AJ8 BA10 AW10 BA4 AW4 AY10 AY9 AW5 AY5 AV4 AR5 AK4 AK3 AT4 AK5 AJ5 AJ3 DDRB_SDQ0 DDRB_SDQ1 DDRB_SDQ2 DDRB_SDQ3 DDRB_SDQ4 DDRB_SDQ5 DDRB_SDQ6 DDRB_SDQ7 DDRB_SDQ8 DDRB_SDQ9 DDRB_SDQ10 DDRB_SDQ11 DDRB_SDQ12 DDRB_SDQ13 DDRB_SDQ14 DDRB_SDQ15 DDRB_SDQ16 DDRB_SDQ17 DDRB_SDQ18 DDRB_SDQ19 DDRB_SDQ20 DDRB_SDQ21 DDRB_SDQ22 DDRB_SDQ23 DDRB_SDQ24 DDRB_SDQ25 DDRB_SDQ26 DDRB_SDQ27 DDRB_SDQ28 DDRB_SDQ29 DDRB_SDQ30 DDRB_SDQ31 DDRB_SDQ32 DDRB_SDQ33 DDRB_SDQ34 DDRB_SDQ35 DDRB_SDQ36 DDRB_SDQ37 DDRB_SDQ38 DDRB_SDQ39 DDRB_SDQ40 DDRB_SDQ41 DDRB_SDQ42 DDRB_SDQ43 DDRB_SDQ44 DDRB_SDQ45 DDRB_SDQ46 DDRB_SDQ47 DDRB_SDQ48 DDRB_SDQ49 DDRB_SDQ50 DDRB_SDQ51 DDRB_SDQ52 DDRB_SDQ53 DDRB_SDQ54 DDRB_SDQ55 DDRB_SDQ56 DDRB_SDQ57 DDRB_SDQ58 DDRB_SDQ59 DDRB_SDQ60 DDRB_SDQ61 DDRB_SDQ62 DDRB_SDQ63
DDRA_SDM0 DDRA_SDM1 DDRA_SDM2 DDRA_SDM3 DDRA_SDM4 DDRA_SDM5 DDRA_SDM6 DDRA_SDM7
AJ33 AM35 AL26 AN22 AM14 AL9 AR3 AH4
SA_DM0 SA_DM1 SA_DM2 SA_DM3 SA_DM4 SA_DM5 SA_DM6 SA_DM7
DDRB_SDM0 DDRB_SDM1 DDRB_SDM2 DDRB_SDM3 DDRB_SDM4 DDRB_SDM5 DDRB_SDM6 DDRB_SDM7
AK36 AR38 AT36 BA31 AL17 AH8 BA5 AN4
SB_DM0 SB_DM1 SB_DM2 SB_DM3 SB_DM4 SB_DM5 SB_DM6 SB_DM7
DDR SYS MEMORY A
C
DDR SYS MEMORY B
12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
DDRA_SDQS0 DDRA_SDQS1 DDRA_SDQS2 DDRA_SDQS3 DDRA_SDQS4 DDRA_SDQS5 DDRA_SDQS6 DDRA_SDQS7 DDRA_SDQS0# DDRA_SDQS1# DDRA_SDQS2# DDRA_SDQS3# DDRA_SDQS4# DDRA_SDQS5# DDRA_SDQS6# DDRA_SDQS7#
DDRA_SDQS0 DDRA_SDQS1 DDRA_SDQS2 DDRA_SDQS3 DDRA_SDQS4 DDRA_SDQS5 DDRA_SDQS6 DDRA_SDQS7 DDRA_SDQS0# DDRA_SDQS1# DDRA_SDQS2# DDRA_SDQS3# DDRA_SDQS4# DDRA_SDQS5# DDRA_SDQS6# DDRA_SDQS7#
AK33 AT33 AN28 AM22 AN12 AN8 AP3 AG5 AK32 AU33 AN27 AM21 AM12 AL8 AN3 AH5
SA_DQS0 SA_DQS1 SA_DQS2 SA_DQS3 SA_DQS4 SA_DQS5 SA_DQS6 SA_DQS7 SA_DQS0# SA_DQS1# SA_DQS2# SA_DQS3# SA_DQS4# SA_DQS5# SA_DQS6# SA_DQS7#
13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13
DDRB_SDQS0 DDRB_SDQS1 DDRB_SDQS2 DDRB_SDQS3 DDRB_SDQS4 DDRB_SDQS5 DDRB_SDQS6 DDRB_SDQS7 DDRB_SDQS0# DDRB_SDQS1# DDRB_SDQS2# DDRB_SDQS3# DDRB_SDQS4# DDRB_SDQS5# DDRB_SDQS6# DDRB_SDQS7#
DDRB_SDQS0 DDRB_SDQS1 DDRB_SDQS2 DDRB_SDQS3 DDRB_SDQS4 DDRB_SDQS5 DDRB_SDQS6 DDRB_SDQS7 DDRB_SDQS0# DDRB_SDQS1# DDRB_SDQS2# DDRB_SDQS3# DDRB_SDQS4# DDRB_SDQS5# DDRB_SDQS6# DDRB_SDQS7#
AM39 AT39 AU35 AR29 AR16 AR10 AR7 AN5 AM40 AU39 AT35 AP29 AP16 AT10 AT7 AP5
SB_DQS0 SB_DQS1 SB_DQS2 SB_DQS3 SB_DQS4 SB_DQS5 SB_DQS6 SB_DQS7 SB_DQS0# SB_DQS1# SB_DQS2# SB_DQS3# SB_DQS4# SB_DQS5# SB_DQS6# SB_DQS7#
C
DDRA_SMA0 DDRA_SMA1 DDRA_SMA2 DDRA_SMA3 DDRA_SMA4 DDRA_SMA5 DDRA_SMA6 DDRA_SMA7 DDRA_SMA8 DDRA_SMA9 DDRA_SMA10 DDRA_SMA11 DDRA_SMA12 DDRA_SMA13
B
AY16 AU14 AW16 BA16 BA17 AU16 AV17 AU17 AW17 AT16 AU13 AT17 AV20 AV12
SA_MA0 SA_MA1 SA_MA2 SA_MA3 SA_MA4 SA_MA5 SA_MA6 SA_MA7 SA_MA8 SA_MA9 SA_MA10 SA_MA11 SA_MA12 SA_MA13
DDRB_SMA0 DDRB_SMA1 DDRB_SMA2 DDRB_SMA3 DDRB_SMA4 DDRB_SMA5 DDRB_SMA6 DDRB_SMA7 DDRB_SMA8 DDRB_SMA9 DDRB_SMA10 DDRB_SMA11 DDRB_SMA12 DDRB_SMA13
AY23 AW24 AY24 AR28 AT27 AT28 AU27 AV28 AV27 AW27 AV24 BA27 AY27 AR23
SB_MA0 SB_MA1 SB_MA2 SB_MA3 SB_MA4 SB_MA5 SB_MA6 SB_MA7 SB_MA8 SB_MA9 SB_MA10 SB_MA11 SB_MA12 SB_MA13
B
12 DDRA_SCAS# 12 DDRA_SRAS# 12 DDRA_SWE# T18 T19
PAD PAD
SA_RCVENIN# SA_RCVENOUT#
AY13 AW14 AY14 AK23 AK24
SA_CAS# SA_RAS# SA_WE# SA_RCVENIN# SA_RCVENOUT#
13 DDRB_SCAS# 13 DDRB_SRAS# 13 DDRB_SWE# T10 T16
PAD PAD
SB_RCVENIN# SB_RCVENOUT#
AR24 AU23 AR27 AK16 AK18
SB_CAS# SB_RAS# SB_WE# SB_RCVENIN# SB_RCVENOUT#
check layout
CALISTOGA_FCBGA1466~D PM@
check layout
CALISTOGA_FCBGA1466~D PM@
A
A
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Calistoga (2/6)
Size B Date: Document Number Rev 0.3 7 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
5
4
3
2
1
D
D
U40C 25 SDVO_SDAT 25 SDVO_SCLK 23 GMCH_TXOUT0+ 23 GMCH_TXOUT1+ 23 GMCH_TXOUT2+ 23 GMCH_TXOUT023 GMCH_TXOUT123 GMCH_TXOUT223 GMCH_TZOUT0+ 23 GMCH_TZOUT1+ 23 GMCH_TZOUT2+ 23 GMCH_TZOUT023 GMCH_TZOUT123 GMCH_TZOUT223 23 23 23
C
H27 H28 GMCH_TXOUT0+ GMCH_TXOUT1+ GMCH_TXOUT2+ GMCH_TXOUT0GMCH_TXOUT1GMCH_TXOUT2GMCH_TZOUT0+ GMCH_TZOUT1+ GMCH_TZOUT2+ GMCH_TZOUT0GMCH_TZOUT1GMCH_TZOUT2GMCH_TXCLK+ GMCH_TXCLKGMCH_TZCLK+ GMCH_TZCLKLBKLT_EN LCTLA_CLK LCTLB_DATA GMCH_LCD_CLK GMCH_LCD_DATA GMCH_ENVDD LIBG B37 B34 A36 C37 B35 A37 F30 D29 F28 G30 D30 F29 A32 A33 E26 E27 D32 J30 H30 H29 G26 G25 F32 B38 C35 C33 C32 A16 C18 A19 1 R82 2 TV_IREF 4.99K_0402_1% J20 B16 B18 B19 J29 K30
SDVOCTRL_DATA SDVOCTRL_CLK LA_DATA0 LA_DATA1 LA_DATA2 LA_DATA#0 LA_DATA#1 LA_DATA#2 LB_DATA0 LB_DATA1 LB_DATA2 LB_DATA#0 LB_DATA#1 LB_DATA#2 LA_CLK LA_CLK# LB_CLK LB_CLK# LBKLT_CTL LBKLT_EN LCTLA_CLK LCTLB_DATA LDDC_CLK LDDC_DATA LVDD_EN LIBG LVBG LVREFH LVREFL TVDAC_A TVDAC_B TVDAC_C TV_IREF TV_IRTNA TV_IRTNB TV_IRTNC TV_DCONSEL1 TV_DCONSEL0
EXP_COMPI EXP_COMPO EXP_RXN0 EXP_RXN1 EXP_RXN2 EXP_RXN3 EXP_RXN4 EXP_RXN5 EXP_RXN6 EXP_RXN7 EXP_RXN8 EXP_RXN9 EXP_RXN10 EXP_RXN11 EXP_RXN12 EXP_RXN13 EXP_RXN14 EXP_RXN15 EXP_RXP0 EXP_RXP1 EXP_RXP2 EXP_RXP3 EXP_RXP4 EXP_RXP5 EXP_RXP6 EXP_RXP7 EXP_RXP8 EXP_RXP9 EXP_RXP10 EXP_RXP11 EXP_RXP12 EXP_RXP13 EXP_RXP14 EXP_RXP15 EXP_TXN0 EXP_TXN1 EXP_TXN2 EXP_TXN3 EXP_TXN4 EXP_TXN5 EXP_TXN6 EXP_TXN7 EXP_TXN8 EXP_TXN9 EXP_TXN10 EXP_TXN11 EXP_TXN12 EXP_TXN13 EXP_TXN14 EXP_TXN15 EXP_TXP0 EXP_TXP1 EXP_TXP2 EXP_TXP3 EXP_TXP4 EXP_TXP5 EXP_TXP6 EXP_TXP7 EXP_TXP8 EXP_TXP9 EXP_TXP10 EXP_TXP11 EXP_TXP12 EXP_TXP13 EXP_TXP14 EXP_TXP15
D40 D38 F34 G38 H34 J38 L34 M38 N34 P38 R34 T38 V34 W38 Y34 AA38 AB34 AC38 D34 F38 G34 H38 J34 L38 M34 N38 P34 R38 T34 V38 W34 Y38 AA34 AB38 F36 G40 H36 J40 L36 M40 N36 P40 R36 T40 V36 W40 Y36 AA40 AB36 AC40 D36 F40 G36 H40 J36 L40 M36 N40 P36 R40 T36 V40 W36 Y40 AA36 AB40
PEG_COMP
10mils
1 R138
2
24.9_0402_1%
+1.5VS_PCIE
PCIE_GTX_C_MRX_N0 PCIE_GTX_C_MRX_N1 PCIE_GTX_C_MRX_N2 PCIE_GTX_C_MRX_N3 PCIE_GTX_C_MRX_N4 PCIE_GTX_C_MRX_N5 PCIE_GTX_C_MRX_N6 PCIE_GTX_C_MRX_N7 PCIE_GTX_C_MRX_N8 PCIE_GTX_C_MRX_N9 PCIE_GTX_C_MRX_N10 PCIE_GTX_C_MRX_N11 PCIE_GTX_C_MRX_N12 PCIE_GTX_C_MRX_N13 PCIE_GTX_C_MRX_N14 PCIE_GTX_C_MRX_N15 PCIE_GTX_C_MRX_P0 PCIE_GTX_C_MRX_P1 PCIE_GTX_C_MRX_P2 PCIE_GTX_C_MRX_P3 PCIE_GTX_C_MRX_P4 PCIE_GTX_C_MRX_P5 PCIE_GTX_C_MRX_P6 PCIE_GTX_C_MRX_P7 PCIE_GTX_C_MRX_P8 PCIE_GTX_C_MRX_P9 PCIE_GTX_C_MRX_P10 PCIE_GTX_C_MRX_P11 PCIE_GTX_C_MRX_P12 PCIE_GTX_C_MRX_P13 PCIE_GTX_C_MRX_P14 PCIE_GTX_C_MRX_P15 PCIE_MTX_GRX_N0 PCIE_MTX_GRX_N1 PCIE_MTX_GRX_N2 PCIE_MTX_GRX_N3 PCIE_MTX_GRX_N4 PCIE_MTX_GRX_N5 PCIE_MTX_GRX_N6 PCIE_MTX_GRX_N7 PCIE_MTX_GRX_N8 PCIE_MTX_GRX_N9 PCIE_MTX_GRX_N10 PCIE_MTX_GRX_N11 PCIE_MTX_GRX_N12 PCIE_MTX_GRX_N13 PCIE_MTX_GRX_N14 PCIE_MTX_GRX_N15 PCIE_MTX_GRX_P0 PCIE_MTX_GRX_P1 PCIE_MTX_GRX_P2 PCIE_MTX_GRX_P3 PCIE_MTX_GRX_P4 PCIE_MTX_GRX_P5 PCIE_MTX_GRX_P6 PCIE_MTX_GRX_P7 PCIE_MTX_GRX_P8 PCIE_MTX_GRX_P9 PCIE_MTX_GRX_P10 PCIE_MTX_GRX_P11 PCIE_MTX_GRX_P12 PCIE_MTX_GRX_P13 PCIE_MTX_GRX_P14 PCIE_MTX_GRX_P15 C715 1 C710 1 C708 1 C706 1 C704 1 C702 1 C700 1 C743 1 C716 1 C711 1 C709 1 C707 1 C705 1 C703 1 C701 1 C744 1 C698 2 PM@ 0.1U_0402_16V4Z C713 2 PM@ 0.1U_0402_16V4Z C733 2 PM@ 0.1U_0402_16V4Z C732 PM@ 0.1U_0402_16V4Z 2 C729 2 PM@ 0.1U_0402_16V4Z C727 2 PM@ 0.1U_0402_16V4Z C725 2 PM@ 0.1U_0402_16V4Z C723 PM@ 0.1U_0402_16V4Z 2 2 PM@ 2 PM@ 2 PM@ 2 PM@ 2 PM@ 2 PM@ 2 PM@ 2 PM@ C697 0.1U_0402_16V4Z C714 0.1U_0402_16V4Z C734 0.1U_0402_16V4Z C731 0.1U_0402_16V4Z C730 0.1U_0402_16V4Z C728 0.1U_0402_16V4Z C726 0.1U_0402_16V4Z C724 0.1U_0402_16V4Z 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PCIE_MTX_C_GRX_N[0..15] PCIE_MTX_C_GRX_P[0..15] PCIE_GTX_C_MRX_N[0..15] PCIE_GTX_C_MRX_P[0..15]
PCIE_MTX_C_GRX_N[0..15] 15 PCIE_MTX_C_GRX_P[0..15] 15 PCIE_GTX_C_MRX_N[0..15] 15 PCIE_GTX_C_MRX_P[0..15] 15
LVDS
GMCH_TXCLK+ GMCH_TXCLKGMCH_TZCLK+ GMCH_TZCLK-
15,40 ENBKL
R108 GM@ 0_0402_5% 1 2 LBKLT_EN
PCI-EXPRESS GRAPHICS
C
23 GMCH_LCD_CLK 23 GMCH_LCD_DATA 23 GMCH_ENVDD
24 GMCH_TV_COMPS 24 GMCH_TV_LUMA 24 GMCH_TV_CRMA
GMCH_TV_COMPS GMCH_TV_LUMA GMCH_TV_CRMA
2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N0 PCIE_MTX_C_GRX_N1 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N2 PCIE_MTX_C_GRX_N3 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N4 PCIE_MTX_C_GRX_N5 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N6 PCIE_MTX_C_GRX_N7 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N8 PCIE_MTX_C_GRX_N9 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N10 PCIE_MTX_C_GRX_N11 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N12 PCIE_MTX_C_GRX_N13 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_N14 2 PCIE_MTX_C_GRX_N15 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P0 PCIE_MTX_C_GRX_P1 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P2 PCIE_MTX_C_GRX_P3 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P4 PCIE_MTX_C_GRX_P5 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P6 PCIE_MTX_C_GRX_P7 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P8 PCIE_MTX_C_GRX_P9 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P10 PCIE_MTX_C_GRX_P11 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P12 2 PCIE_MTX_C_GRX_P13 2 PM@ 0.1U_0402_16V4Z PCIE_MTX_C_GRX_P14 PCIE_MTX_C_GRX_P15
TV
24 GMCH_CRT_CLK 24 GMCH_CRT_DATA 24 GMCH_CRT_VSYNC 24 GMCH_CRT_HSYNC 24 GMCH_CRT_B 24 GMCH_CRT_G 24 GMCH_CRT_R
GMCH_CRT_CLK GMCH_CRT_DATA
C26 C25 H23 G23 E23 D23 C22 B22 A21 B21 1 R91 2 CRT_IREF 255_0402_1% J22
DDCCLK DDCDATA VSYNC HSYNC BLUE BLUE# GREEN GREEN# RED RED# CRT_IREF
CRT
B
B
2 R567 2 R565 2 R564
1 1 1
150_0402_1% 150_0402_1% 150_0402_1%
10mils
+3VS CALISTOGA_FCBGA1466~D PM@
R122 1 R104 1 R125 1 R117 1 R107 1 R94 1
2 10K_0402_5% 2 10K_0402_5% 2 10K_0402_5% 2 10K_0402_5% 2 4.7K_0402_5% 2 4.7K_0402_5%
GMCH_LCD_CLK GMCH_LCD_DATA LCTLB_DATA LCTLA_CLK GMCH_CRT_CLK GMCH_CRT_DATA
PCIE_GTX_C_MRX_N1 PCIE_GTX_C_MRX_P1 C695 1 PCIE_MTX_GRX_N0 PCIE_MTX_GRX_P0 PCIE_MTX_GRX_N1 PCIE_MTX_GRX_P1
C696 1 2 7307@ 0.1U_0402_16V4Z C216 1 2 7307@ 0.1U_0402_16V4Z C240 1 2 7307@ 0.1U_0402_16V4Z C242 1 2 7307@ 0.1U_0402_16V4Z C235 1 2 7307@ 0.1U_0402_16V4Z
2 7307@ 0.1U_0402_16V4Z
SDVO_INT# 25 SDVO_INT 25 SDVOB_R# 25 SDVOB_R 25 SDVOB_G# 25 SDVOB_G 25 SDVOB_B# 25 SDVOB_B 25 SDVOB_CLK# 25 SDVOB_CLK 25
A
C209 1 C239 1 C241 1 C234 1
2 7307@ 0.1U_0402_16V4Z 2 7307@ 0.1U_0402_16V4Z 2 7307@ 0.1U_0402_16V4Z 2 7307@ 0.1U_0402_16V4Z
R109 1
A
2 100K_0402_5% 2 1.5K_0402_1% 2 150_0402_1% 2 150_0402_1% 2 150_0402_1%
LBKLT_EN LIBG GMCH_TV_COMPS GMCH_TV_LUMA GMCH_TV_CRMA
PCIE_MTX_GRX_N2 PCIE_MTX_GRX_P2 PCIE_MTX_GRX_N3 PCIE_MTX_GRX_P3
R576 1 R541 1 R544 1 R563 1
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Calistoga (3/6)
Size B Date: Document Number Rev 0.3 8 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
5
4
3
2
1
+1.05VS
D7 @ RB751V_SOD323 2 1
R101 @ 10_0402_5% 1 2
+2.5VS
+1.5VS
D
D6 @ RB751V_SOD323 2 1
R93 @ 10_0402_5% 1 2
+3VS +2.5VS +1.05VS AC14 AB14 W14 V14 T14 R14 P14 N14 M14 L14 AD13 AC13 AB13 AA13 Y13 W13 V13 U13 T13 R13 N13 M13 L13 AB12 AA12 Y12 W12 V12 U12 T12 R12 P12 N12 M12 L12 R11 P11 N11 M11 R10 P10 N10 M10 P9 N9 M9 R8 P8 N8 M8 P7 N7 M7 R6 P6 M6 A6 R5 P5 N5 M5 P4 N4 M4 R3 P3 N3 M3 R2 P2 M2 D2 AB1 R1 P1 N1 M1 U40H VCC_SYNC VTT0 VTT1 VTT2 VTT3 VTT4 VTT5 VTT6 VTT7 VTT8 VTT9 VTT10 VTT11 VTT12 VTT13 VTT14 VTT15 VTT16 VTT17 VTT18 VTT19 VTT20 VTT21 VTT22 VTT23 VTT24 VTT25 VTT26 VTT27 VTT28 VTT29 VTT30 VTT31 VTT32 VTT33 VTT34 VTT35 VTT36 VTT37 VTT38 VTT39 VTT40 VTT41 VTT42 VTT43 VTT44 VTT45 VTT46 VTT47 VTT48 VTT49 VTT50 VTT51 VTT52 VTT53 VTT54 VTT55 VTT56 VTT57 VTT58 VTT59 VTT60 VTT61 VTT62 VTT63 VTT64 VTT65 VTT66 VTT67 VTT68 VTT69 VTT70 VTT71 VTT72 VTT73 VTT74 VTT75 VTT76 VCCTX_LVDS0 VCCTX_LVDS1 VCCTX_LVDS2 VCC3G0 VCC3G1 VCC3G2 VCC3G3 VCC3G4 VCC3G5 VCC3G6 VCCA_3GPLL VCCA_3GBG VSSA_3GBG VCCA_CRTDAC0 VCCA_CRTDAC1 VSSA_CRTDAC2 VCCA_DPLLA VCCA_DPLLB VCCA_HPLL VCCA_LVDS VSSA_LVDS H22 (60mA) B30 C30 A30 AB41 AJ41 L41 N41 R41 V41 Y41 AC33 G41 H41 E21 (70mA) F21 G21 B26 (50mA) C39 (50mA) AF1 (45mA) A38 (10mA) B39 AF2 (45mA) H20 G20 E19 F19 C20 D20 E20 F20 1 2 C117 0.1U_0402_16V4Z C683 0.1U_0402_16V4Z +2.5VS +1.5VS_PCIE R580 0_0805_5% 2 1 +1.5VS_DPLLA L46 MBK1608301YZF_0603 2 1 +1.5VS_DPLLB +1.5VS C196 0.1U_0402_16V4Z L45 MBK1608301YZF_0603 2 1
D
+1.5VS
(800mA)
1 1 + 2 C687 330U_D2E_2.5VM
1 1 + 2 C690 330U_D2E_2.5VM
W=60 mils
C712 10U_0805_10V4Z (1500mA) C739 220U_D2_2VMR15 +1.5VS_3GPLL +2.5VS (2mA) +2.5VS_CRTDAC C118 0.022U_0402_16V7K 1 + 2 1 C722 10U_0805_10V4Z 1
+1.5VS
2
2
+2.5VS 2 1 C194 0.1U_0402_16V4Z
2
1 C629 220U_D2_2VMR15 + 2
+3VS_TVDACB C105 0.022U_0402_16V7K
C92 0.1U_0402_16V4Z
C85 0.1U_0402_16V4Z
+2.5VS
C84 0.022U_0402_16V7K
L8 MBK1608301YZF_0603 2 1 C106 0.1U_0402_16V4Z 1
2
+3VS L7 MBK1608301YZF_0603 2 1
+3VS_TVDACA
+3VS L5 MBK1608301YZF_0603 2 1 2005/09/19 1 + C49 2 220U_D2_4VM 1
1 +1.5VS_DPLLA +1.5VS_DPLLB +1.5VS_HPLL +2.5VS
1
+ C887 2
2005/09/21
220U_D2_4VM
close pin G41
1
1
1
2
2
2
2
2
2
C
CRTDAC: Route caps within 250mil of Alviso. Route FB within 3" of Calistoga
C
P O W E R
VCCA_MPLL VCCA_TVBG VSSA_TVBG VCCA_TVDACA0 VCCA_TVDACA1 VCCA_TVDACB0 VCCA_TVDACB1 VCCA_TVDACC0 VCCA_TVDACC1 VCCD_HMPLL0 VCCD_HMPLL1 VCCD_LVDS0 VCCD_LVDS1 VCCD_LVDS2 VCCD_TVDAC VCCDQ_TVDAC VCCHV0 VCCHV1 VCCHV2 VCCAUX0 VCCAUX1 VCCAUX2 VCCAUX3 VCCAUX4 VCCAUX5 VCCAUX6 VCCAUX7 VCCAUX8 VCCAUX9 VCCAUX10 VCCAUX11 VCCAUX12 VCCAUX13 VCCAUX14 VCCAUX15 VCCAUX16 VCCAUX17 VCCAUX18 VCCAUX19 VCCAUX20 VCCAUX21 VCCAUX22 VCCAUX23 VCCAUX24 VCCAUX25 VCCAUX26 VCCAUX27 VCCAUX28 VCCAUX29 VCCAUX30 VCCAUX31
+1.5VS_MPLL +3VS_TVBG (120mA) C195 0.01U_0402_16V7K C180 0.1U_0402_16V4Z +3VS_TVDACA +3VS_TVDACB +3VS_TVDACC +2.5VS
+3VS_TVDACC C93 0.022U_0402_16V7K
1
1
2
2
1
1
2
2
2
2
AH1 (150mA) +1.5VS AH2
close pin A38
A28 B28 C28 (20mA) +3VS_TVBG +1.5VS_TVDAC C108 0.022U_0402_16V7K C109 0.1U_0402_16V4Z +3VS C111 0.1U_0402_16V4Z C127 10U_0805_10V4Z 1 1 2 2 1 +3VS R90 0_0603_5% 2 1
MCH_A6 C643 0.47U_0603_16V4Z
B
D21 (24mA) H19 A23 B23 B25 AK31 AF31 AE31 AC31 AL30 AK30 AJ30 AH30 AG30 AF30 AE30 AD30 AC30 AG29 AF29 AE29 AD29 AC29 AG28 AF28 AE28 AH22 AJ21 AH21 AJ20 AH20 AH19 P19 P16 AH15 P15 AH14
PCI-E/MEM/PSB PLL decoupling
+1.5VS_3GPLL C141 0.1U_0402_16V4Z C94 0.022U_0402_16V7K C119 0.1U_0402_16V4Z R112 0_0603_5% 2 1 +1.5VS +1.5VS_TVDAC R568 0_0603_5% 2 1 +1.5VS
B
(40mA)
1
1
C140 0.1U_0402_16V4Z
C107 0.1U_0402_16V4Z
1
C67 2.2U_0805_10V6K
C627 4.7U_0805_10V4Z
+3VS L4 MBK1608301YZF_0603 2 1
1
2
2
1
1
1
1
1
C672 0.1U_0402_16V4Z
C139 10U_0805_10V4Z
1
2
2
2
@
2
2
2
@
2
C630 0.22U_0603_16V7K
+1.5VS C68 0.1U_0402_16V4Z
1 C633 0.22U_0603_16V7K
MCH_D2 C632 0.47U_0603_16V4Z MCH_AB1
1
2
1
+1.5VS_MPLL
2
2
45mA Max.
C637 0.1U_0402_16V4Z C636 10U_0805_10V4Z 1 1
R517 0_0603_5% 2 1
+1.5VS_HPLL +1.5VS
45mA Max.
C638 0.1U_0402_16V4Z 1 C631 10U_0805_10V4Z 1
R516 0_0603_5% 2 1
+1.5VS
1
2 AG14 AF14 AE14 Y14 AF13 AE13 AF12 AE12 AD12 VCCAUX32 VCCAUX33 VCCAUX34 VCCAUX35 VCCAUX36 VCCAUX37 VCCAUX38 VCCAUX39 VCCAUX40 CALISTOGA_FCBGA1466~D PM@
2
2
2
2
+1.5VS
A
A
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Calistoga (4/6)
Size B Date: Document Number Rev 0.3 9 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
5
4
3
2
1
Strap Pin Table
CFG[3:17] have internal pull up
+1.05VS AD27 AC27 AB27 AA27 Y27 W27 V27 U27 T27 R27 AD26 AC26 AB26 AA26 Y26 W26 V26 U26 T26 R26 AD25 AC25 AB25 AA25 Y25 W25 V25 U25 T25 R25 AD24 AC24 AB24 AA24 Y24 W24 V24 U24 T24 R24 AD23 V23 U23 T23 R23 AD22 V22 U22 T22 R22 AD21 V21 U21 T21 R21 AD20 V20 U20 T20 R20 AD19 V19 U19 T19 AD18 AC18 AB18 AA18 Y18 W18 V18 U18 T18 M19 L19 N18 M18 L18 P17 N17 M17 N16 M16 L16 U40F VCC_NCTF0 VCC_NCTF1 VCC_NCTF2 VCC_NCTF3 VCC_NCTF4 VCC_NCTF5 VCC_NCTF6 VCC_NCTF7 VCC_NCTF8 VCC_NCTF9 VCC_NCTF10 VCC_NCTF11 VCC_NCTF12 VCC_NCTF13 VCC_NCTF14 VCC_NCTF15 VCC_NCTF16 VCC_NCTF17 VCC_NCTF18 VCC_NCTF19 VCC_NCTF20 VCC_NCTF21 VCC_NCTF22 VCC_NCTF23 VCC_NCTF24 VCC_NCTF25 VCC_NCTF26 VCC_NCTF27 VCC_NCTF28 VCC_NCTF29 VCC_NCTF30 VCC_NCTF31 VCC_NCTF32 VCC_NCTF33 VCC_NCTF34 VCC_NCTF35 VCC_NCTF36 VCC_NCTF37 VCC_NCTF38 VCC_NCTF39 VCC_NCTF40 VCC_NCTF41 VCC_NCTF42 VCC_NCTF43 VCC_NCTF44 VCC_NCTF45 VCC_NCTF46 VCC_NCTF47 VCC_NCTF48 VCC_NCTF49 VCC_NCTF50 VCC_NCTF51 VCC_NCTF52 VCC_NCTF53 VCC_NCTF54 VCC_NCTF55 VCC_NCTF56 VCC_NCTF57 VCC_NCTF58 VCC_NCTF59 VCC_NCTF60 VCC_NCTF61 VCC_NCTF62 VCC_NCTF63 VCC_NCTF64 VCC_NCTF65 VCC_NCTF66 VCC_NCTF67 VCC_NCTF68 VCC_NCTF69 VCC_NCTF70 VCC_NCTF71 VCC_NCTF72 VCC100 VCC101 VCC102 VCC103 VCC104 VCC105 VCC106 VCC107 VCC108 VCC109 VCC110 CALISTOGA_FCBGA1466~D PM@ VCCAUX_NCTF0 VCCAUX_NCTF1 VCCAUX_NCTF2 VCCAUX_NCTF3 VCCAUX_NCTF4 VCCAUX_NCTF5 VCCAUX_NCTF6 VCCAUX_NCTF7 VCCAUX_NCTF8 VCCAUX_NCTF9 VCCAUX_NCTF10 VCCAUX_NCTF11 VCCAUX_NCTF12 VCCAUX_NCTF13 VCCAUX_NCTF14 VCCAUX_NCTF15 VCCAUX_NCTF16 VCCAUX_NCTF17 VCCAUX_NCTF18 VCCAUX_NCTF19 VCCAUX_NCTF20 VCCAUX_NCTF21 VCCAUX_NCTF22 VCCAUX_NCTF23 VCCAUX_NCTF24 VCCAUX_NCTF25 VCCAUX_NCTF26 VCCAUX_NCTF27 VCCAUX_NCTF28 VCCAUX_NCTF29 VCCAUX_NCTF30 VCCAUX_NCTF31 VCCAUX_NCTF32 VCCAUX_NCTF33 VCCAUX_NCTF34 VCCAUX_NCTF35 VCCAUX_NCTF36 VCCAUX_NCTF37 VCCAUX_NCTF38 VCCAUX_NCTF39 VCCAUX_NCTF40 VCCAUX_NCTF41 VCCAUX_NCTF42 VCCAUX_NCTF43 VCCAUX_NCTF44 VCCAUX_NCTF45 VCCAUX_NCTF46 VCCAUX_NCTF47 VCCAUX_NCTF48 VCCAUX_NCTF49 VCCAUX_NCTF50 VCCAUX_NCTF51 VCCAUX_NCTF52 VCCAUX_NCTF53 VCCAUX_NCTF54 VCCAUX_NCTF55 VCCAUX_NCTF56 VCCAUX_NCTF57 VSS_NCTF0 VSS_NCTF1 VSS_NCTF2 VSS_NCTF3 VSS_NCTF4 VSS_NCTF5 VSS_NCTF6 VSS_NCTF7 VSS_NCTF8 VSS_NCTF9 VSS_NCTF10 VSS_NCTF11 VSS_NCTF12 AG27 AF27 AG26 AF26 AG25 AF25 AG24 AF24 AG23 AF23 AG22 AF22 AG21 AF21 AG20 AF20 AG19 AF19 R19 AG18 AF18 R18 AG17 AF17 AE17 AD17 AB17 AA17 W17 V17 T17 R17 AG16 AF16 AE16 AD16 AC16 AB16 AA16 Y16 W16 V16 U16 T16 R16 AG15 AF15 AE15 AD15 AC15 AB15 AA15 Y15 W15 V15 U15 T15 R15 AE27 AE26 AE25 AE24 AE23 AE22 AE21 AE20 AE19 AE18 AC17 Y17 U17 +1.8V VCC_SM100 VCC_SM101 VCC_SM102 VCC_SM103 VCC_SM104 VCC_SM105 VCC_SM106 VCC_SM107 AR6 AP6 AN6 AL6 AK6 AJ6 AV1 MCH_AV1 AJ1 MCH_AJ1 C635 0.47U_0603_16V4Z C634 0.47U_0603_16V4Z +1.5VS +1.05VS AA33 W33 P33 N33 L33 J33 AA32 Y32 W32 V32 P32 N32 M32 L32 J32 AA31 W31 V31 T31 R31 P31 N31 M31 AA30 Y30 W30 V30 U30 T30 R30 P30 N30 M30 L30 AA29 Y29 W29 V29 U29 R29 P29 M29 L29 AB28 AA28 Y28 V28 U28 T28 R28 P28 N28 M28 L28 P27 N27 M27 L27 P26 N26 L26 N25 M25 L25 P24 N24 M24 AB23 AA23 Y23 P23 N23 M23 L23 AC22 AB22 Y22 W22 P22 N22 M22 L22 AC21 AA21 W21 N21 M21 L21 AC20 AB20 Y20 W20 P20 N20 M20 L20 AB19 AA19 Y19 N19 U40G VCC0 VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99 VCC_SM0 VCC_SM1 VCC_SM2 VCC_SM3 VCC_SM4 VCC_SM5 VCC_SM6 VCC_SM7 VCC_SM8 VCC_SM9 VCC_SM10 VCC_SM11 VCC_SM12 VCC_SM13 VCC_SM14 VCC_SM15 VCC_SM16 VCC_SM17 VCC_SM18 VCC_SM19 VCC_SM20 VCC_SM21 VCC_SM22 VCC_SM23 VCC_SM24 VCC_SM25 VCC_SM26 VCC_SM27 VCC_SM28 VCC_SM29 VCC_SM30 VCC_SM31 VCC_SM32 VCC_SM33 VCC_SM34 VCC_SM35 VCC_SM36 VCC_SM37 VCC_SM38 VCC_SM39 VCC_SM40 VCC_SM41 VCC_SM42 VCC_SM43 VCC_SM44 VCC_SM45 VCC_SM46 VCC_SM47 VCC_SM48 VCC_SM49 VCC_SM50 VCC_SM51 VCC_SM52 VCC_SM53 VCC_SM54 VCC_SM55 VCC_SM56 VCC_SM57 VCC_SM58 VCC_SM59 VCC_SM60 VCC_SM61 VCC_SM62 VCC_SM63 VCC_SM64 VCC_SM65 VCC_SM66 VCC_SM67 VCC_SM68 VCC_SM69 VCC_SM70 VCC_SM71 VCC_SM72 VCC_SM73 VCC_SM74 VCC_SM75 VCC_SM76 VCC_SM77 VCC_SM78 VCC_SM79 VCC_SM80 VCC_SM81 VCC_SM82 VCC_SM83 VCC_SM84 VCC_SM85 VCC_SM86 VCC_SM87 VCC_SM88 VCC_SM89 VCC_SM90 VCC_SM91 VCC_SM92 VCC_SM93 VCC_SM94 VCC_SM95 VCC_SM96 VCC_SM97 VCC_SM98 VCC_SM99 AU41 AT41 AM41 AU40 BA34 AY34 AW34 AV34 AU34 AT34 AR34 BA30 AY30 AW30 AV30 AU30 AT30 AR30 AP30 AN30 AM30 AM29 AL29 AK29 AJ29 AH29 AJ28 AH28 AJ27 AH27 BA26 AY26 AW26 AV26 AU26 AT26 AR26 AJ26 AH26 AJ25 AH25 AJ24 AH24 BA23 AJ23 BA22 AY22 AW22 AV22 AU22 AT22 AR22 AP22 AK22 AJ22 AK21 AK20 BA19 AY19 AW19 AV19 AU19 AT19 AR19 AP19 AK19 AJ19 AJ18 AJ17 AH17 AJ16 AH16 BA15 AY15 AW15 AV15 AU15 AT15 AR15 AJ15 AJ14 AJ13 AH13 AK12 AJ12 AH12 AG12 AK11 BA8 AY8 AW8 AV8 AT8 AR8 AP8 BA6 AY6 AW6 AV6 AT6 +1.8V
CFG[19:18] have internal pull down
MCH_AT41 MCH_AM41 C718 0.47U_0603_16V4Z C717 0.47U_0603_16V4Z
(3500mA)
CFG[2:0] CFG5
1
011 001
= 667MT/s FSB = 533MT/s FSB
0 = DMI x 2 1 = DMI x 4 *(Default) 0 = Reserved 1 = Mobile Yonah CPU*(Default) 0 = Lane Reversal Enable 1 = Normal Operation*(Default) 0 = Reserved 1 = Calistoga 00 01 10 11 = = = =
D
D
1
CFG7 CFG9 CFG11 PSB 4X CLK Enable
C639 0.22U_0603_16V7K
C42 0.22U_0603_16V7K
C640 0.22U_0603_16V7K
2
2
1
1
1
2
2
2
*
Place near pin AT41 & AM41 CFG[13:12]
Reserved XOR Mode Enabled All Z Mode Enabled Normal Operation *(Default)
CFG16
C121 0.1U_0402_16V4Z C75 0.1U_0402_16V4Z C86 0.1U_0402_16V4Z C129 0.1U_0402_16V4Z
0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled *(Default) 0 = 1.05V 1 = 1.5V
C43 1U_0603_10V4Z
CFG18 CFG19 SDVO_CTRLDATA
*(Default)
P O W E R
C45 10U_0805_10V4Z
C44 10U_0805_10V4Z
1
1
1
1
1
1
1
0 = Normal Operation * (Default) 1 = DMI Lane Reversal Enable 0 = No SDVO Device Present * (Default) 1 = SDVO Device Present 0 = Only PCIE or SDVO is operational. *(Default) 1 = PCIE/SDVO are operating simu.
C
2
2
2
P O W E R
2
2
2
2
C
CFG20 (PCIE/SDVO select)
C679 0.47U_0603_16V4Z
1 C41 220U_D2_2VMR15 + 2
1
2
6 CFG5 6 CFG7
R58 R81 R67 R57 R59 R69 R68
1 1 1 1 1 1 1
2 @ 2 @ 2 @ 2 @ 2 @ 2 @ 2 @
2.2K_0402_5% 2.2K_0402_5% 2.2K_0402_5% 2.2K_0402_5% 2.2K_0402_5% 2.2K_0402_5% 2.2K_0402_5%
Place near pin BA23
C720 10U_0805_10V4Z C719 10U_0805_10V4Z 1 1 + C735 2 330U_D2E_2.5VM_R9
6 CFG9
2005/09/20
6 CFG11 6 CFG12 6 CFG13 6 CFG16
1 + C40 @ 220U_D2_2VMR15 2
1
2
2
B
+3VS C650 0.47U_0603_16V4Z 6 CFG18 1 6 CFG19 6 CFG20 2 R92 R95 R118 1 1 1 2 @ 1K_0402_5% 2 @ 1K_0402_5% 2 @ 1K_0402_5%
B
+1.05VS
Place near pin BA15
1
1
2
2
Place near pin AV1 & AJ1
A
CALISTOGA_FCBGA1466~D PM@
A
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Calistoga (5/6)
Size B Date: Document Number Rev 0.3 10 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
5
4
3
2
1
U40I AC41 AA41 W41 T41 P41 M41 J41 F41 AV40 AP40 AN40 AK40 AJ40 AH40 AG40 AF40 AE40 B40 AY39 AW39 AV39 AR39 AN39 AJ39 AC39 AB39 AA39 Y39 W39 V39 T39 R39 P39 N39 M39 L39 J39 H39 G39 F39 D39 AT38 AM38 AH38 AG38 AF38 AE38 C38 AK37 AH37 AB37 AA37 Y37 W37 V37 T37 R37 P37 N37 M37 L37 J37 H37 G37 F37 D37 AY36 AW36 AN36 AH36 AG36 AF36 AE36 AC36 C36 B36 BA35 AV35 AR35 AH35 AB35 AA35 Y35 W35 V35 T35 R35 P35 N35 M35 L35 J35 H35 G35 F35 D35 AN34 AK34 AG34 AF34 VSS0 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 VSS189 VSS190 VSS191 VSS192 VSS193 VSS194 VSS195 VSS196 VSS197 VSS198 VSS199 AE34 AC34 C34 AW33 AV33 AR33 AE33 AB33 Y33 V33 T33 R33 M33 H33 G33 F33 D33 B33 AH32 AG32 AF32 AE32 AC32 AB32 G32 B32 AY31 AV31 AN31 AJ31 AG31 AB31 Y31 AB30 E30 AT29 AN29 AB29 T29 N29 K29 G29 E29 C29 B29 A29 BA28 AW28 AU28 AP28 AM28 AD28 AC28 W28 J28 E28 AP27 AM27 AK27 J27 G27 F27 C27 B27 AN26 M26 K26 F26 D26 AK25 P25 K25 H25 E25 D25 A25 BA24 AU24 AL24 AW23 AT23 AN23 AM23 AH23 AC23 W23 K23 J23 F23 C23 AA22 K22 G22 F22 E22 D22 A22 BA21 AV21 AR21 AN21 AL21 AB21 Y21 P21 K21 J21 H21 C21 AW20 AR20 AM20 AA20 K20 B20 A20 AN19 AC19 W19 K19 G19 C19 AH18 P18 H18 D18 A18 AY17 AR17 AP17 AM17 AK17 AV16 AN16 AL16 J16 F16 C16 AN15 AM15 AK15 N15 M15 L15 B15 A15 BA14 AT14 AK14 AD14 AA14 U14 K14 H14 E14 AV13 AR13 AN13 AM13 AL13 AG13 P13 F13 D13 B13 AY12 AC12 K12 H12 E12 AD11 AA11 Y11 J11 D11 B11 AV10 AP10 AL10 AJ10
U40J VSS200 VSS201 VSS202 VSS203 VSS204 VSS205 VSS206 VSS207 VSS208 VSS209 VSS210 VSS211 VSS212 VSS213 VSS214 VSS215 VSS216 VSS217 VSS218 VSS219 VSS220 VSS221 VSS222 VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231 VSS232 VSS233 VSS234 VSS235 VSS236 VSS237 VSS238 VSS239 VSS240 VSS241 VSS242 VSS243 VSS244 VSS245 VSS246 VSS247 VSS248 VSS249 VSS250 VSS251 VSS252 VSS253 VSS254 VSS255 VSS256 VSS257 VSS258 VSS259 VSS260 VSS261 VSS262 VSS265 VSS264 VSS263 VSS266 VSS267 VSS268 VSS269 VSS270 VSS271 VSS272 VSS273 VSS274 VSS275 VSS276 VSS277 VSS278 VSS279 VSS280 VSS281 VSS282 VSS283 VSS284 VSS285 VSS286 VSS287 VSS288 VSS289 VSS290 VSS292 VSS291 VSS293 VSS294 VSS295 VSS296 VSS297 VSS298 VSS299 VSS300 VSS301 VSS302 VSS303 VSS304 VSS305 VSS306 VSS307 VSS308 VSS309 VSS310 VSS311 VSS312 VSS313 VSS314 VSS315 VSS316 VSS317 VSS318 VSS319 VSS320 VSS321 VSS322 VSS323 VSS324 VSS325 VSS326 VSS327 VSS328 VSS329 VSS330 VSS331 VSS332 VSS333 VSS334 VSS335 VSS336 VSS337 VSS338 VSS339 VSS340 VSS341 VSS342 VSS343 VSS344 VSS345 VSS346 VSS347 VSS348 VSS349 VSS350 VSS351 VSS352 VSS353 VSS354 VSS355 VSS356 VSS357 VSS358 VSS359 VSS360 AG10 AC10 W10 U10 BA9 AW9 AR9 AH9 AB9 Y9 R9 G9 E9 A9 AG8 AD8 AA8 U8 K8 C8 BA7 AV7 AP7 AL7 AJ7 AH7 AF7 AC7 R7 G7 D7 AG6 AD6 AB6 Y6 U6 N6 K6 H6 B6 AV5 AF5 AD5 AY4 AR4 AP4 AL4 AJ4 Y4 U4 R4 J4 F4 C4 AY3 AW3 AV3 AL3 AH3 AG3 AF3 AD3 AC3 AA3 G3 AT2 AR2 AP2 AK2 AJ2 AD2 AB2 Y2 U2 T2 N2 J2 H2 F2 C2 AL1
D
D
P O W E R
P O W E R
C
C
B
B
CALISTOGA_FCBGA1466~D PM@
A
CALISTOGA_FCBGA1466~D PM@
A
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. Calistoga (6/6)
Size B Date: Document Number Rev 0.3 11 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
5
4
3
2
1
+1.8V JP22 +DIMM_VREF DDRA_SDQ4 DDRA_SDQ1 7 DDRA_SDQS0# 7 DDRA_SDQS0 DDRA_SDQS0# DDRA_SDQS0 DDRA_SDQ2 DDRA_SDQ3
D
+1.8V
***
VSS DQ4 DQ5 VSS DM0 VSS DQ6 DQ7 VSS DQ12 DQ13 VSS DM1 VSS CK0 CK0# VSS DQ14 DQ15 VSS VSS DQ20 DQ21 VSS NC DM2 VSS DQ22 DQ23 VSS DQ28 DQ29 VSS DQS3# DQS3 VSS DQ30 DQ31 VSS NC/CKE1 VDD NC/A15 NC/A14 VDD A11 A7 A6 VDD A4 A2 A0 VDD BA1 RAS# S0# VDD ODT0 NC/A13 VDD NC VSS DQ36 DQ37 VSS DM4 VSS DQ38 DQ39 VSS DQ44 DQ45 VSS DQS5# DQS5 VSS DQ46 DQ47 VSS DQ52 DQ53 VSS CK1 CK1# VSS DM6 VSS DQ54 DQ55 VSS DQ60 DQ61 VSS DQS7# DQS7 VSS DQ62 DQ63 VSS SAO SA1 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200 DDRA_SDQ6 DDRA_SDQ0 DDRA_SDM0
+1.8V 1 R153 1K_0402_1% DDRA_SDQ5 DDRA_SDQ7 DDRA_SDQ13 DDRA_SDQ12 DDRA_SDM1 DDRA_CLK0 6 DDRA_CLK0# 6 DDRA_SDQ11 DDRA_SDQ10 DDRA_SMA[0..13] DDRA_SDQ[0..63] DDRA_SDM[0..7] +1.8V
DDRA_SDQ8 DDRA_SDQ14 7 DDRA_SDQS1# 7 DDRA_SDQS1 DDRA_SDQS1# DDRA_SDQS1 DDRA_SDQ9 DDRA_SDQ15
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199
VREF VSS DQ0 DQ1 VSS DQS0# DQS0 VSS DQ2 DQ3 VSS DQ8 DQ9 VSS DQS1# DQS1 VSS DQ10 DQ11 VSS VSS DQ16 DQ17 VSS DQS2# DQS2 VSS DQ18 DQ19 VSS DQ24 DQ25 VSS DM3 NC VSS DQ26 DQ27 VSS CKE0 VDD NC BA2 VDD A12 A9 A8 VDD A5 A3 A1 VDD A10/AP BA0 WE# VDD CAS# NC/S1# VDD NC/ODT1 VSS DQ32 DQ33 VSS DQS4# DQS4 VSS DQ34 DQ35 VSS DQ40 DQ41 VSS DM5 VSS DQ42 DQ43 VSS DQ48 DQ49 VSS NC,TEST VSS DQS6# DQS6 VSS DQ50 DQ51 VSS DQ56 DQ57 VSS DM7 VSS DQ58 DQ59 VSS SDA SCL VDDSPD
20mils
+DIMM_VREF 1 C281 0.1U_0402_16V4Z 1 C294
1 R156 1K_0402_1%
D
2
2
2.2U_0805_10V6K 2
7 DDRA_SMA[0..13] DDRA_SDQ20 DDRA_SDQ21 R119 1 DDRA_SDM2 DDRA_SDQ23 DDRA_SDQ22 DDRA_SDQ28 DDRA_SDQ25 DDRA_SDQS3# DDRA_SDQS3 DDRA_SDQ31 DDRA_SDQ30 DDRA_CKE1 DDRA_CKE1 6 DDRA_SBS2# 1 DDRA_CKE0 2 RP41 DDRA_SMA11 DDRA_SMA7 DDRA_SMA6 DDRA_SMA4 DDRA_SMA2 DDRA_SMA0 DDRA_SBS1# DDRA_SRAS# DDRA_SCS#0 DDRA_ODT0 DDRA_SMA13 DDRA_SBS1# 7 DDRA_SRAS# 7 DDRA_SCS#0 6 DDRA_ODT0 6 DDRA_SMA9 1 DDRA_SMA12 2 RP39 DDRA_SMA5 DDRA_SMA8 DDRA_SMA1 DDRA_SMA3 1 2 RP37 1 2 RP35 DDRA_SDQS3# 7 DDRA_SDQS3 7 0_0402_5% 2 PM_EXTTS#0 6,13 7 DDRA_SDQ[0..63] 7 DDRA_SDM[0..7]
DDRA_SDQ16 DDRA_SDQ17 7 DDRA_SDQS2# 7 DDRA_SDQS2 DDRA_SDQS2# DDRA_SDQS2 DDRA_SDQ18 DDRA_SDQ19 DDRA_SDQ29 DDRA_SDQ24 DDRA_SDM3 DDRA_SDQ26 DDRA_SDQ27 6 DDRA_CKE0
C
2
1
C71 2.2U_0805_10V6K
1
C53 2.2U_0805_10V6K
1
C123 2.2U_0805_10V6K
1
C125 2.2U_0805_10V6K
1
C54 2.2U_0805_10V6K
2
2
2
2
2
+1.8V +0.9VS 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% +0.9VS
DDRA_CKE0 DDRA_SBS2# DDRA_SMA12 DDRA_SMA9 DDRA_SMA8 DDRA_SMA5 DDRA_SMA3 DDRA_SMA1 DDRA_SMA10 DDRA_SBS0# DDRA_SWE# DDRA_SCAS# DDRA_SCS#1 DDRA_ODT1 DDRA_SDQ37 DDRA_SDQ36
7 DDRA_SBS2#
1
C115 0.1U_0402_16V4Z
1
C113 0.1U_0402_16V4Z
1
C62 0.1U_0402_16V4Z
1
C
C63 0.1U_0402_16V4Z
2
2
2
2
7 DDRA_SBS0# 7 DDRA_SWE# 7 DDRA_SCAS# 6 DDRA_SCS#1 6 DDRA_ODT1
DDRA_SBS0# 1 DDRA_SMA10 2 RP33 DDRA_SCAS# 1 DDRA_SWE# 2 RP31 DDRA_ODT1 1 DDRA_SCS#1 2 RP29
1
C645 0.1U_0402_16V4Z
1
C648 0.1U_0402_16V4Z
1
C653 0.1U_0402_16V4Z
1
C660 0.1U_0402_16V4Z
1
C667 0.1U_0402_16V4Z
DDRA_SDQ39 DDRA_SDQ38 DDRA_SDM4 DDRA_SDQ34 DDRA_SDQ33 DDRA_SDQ45 DDRA_SDQ43 DDRA_SDQS5# DDRA_SDQS5 DDRA_SDQ47 DDRA_SDQ42 DDRA_SDQ52 DDRA_SDQ53 DDRA_CLK1 6 DDRA_CLK1# 6 DDRA_SDM6 DDRA_SDQ51 DDRA_SDQ55 DDRA_SDQ57 DDRA_SDQ56 DDRA_SDQS7# DDRA_SDQS7 DDRA_SDQ62 DDRA_SDQ63 R23 1 R21 1 2 10K_0402_5% 2 10K_0402_5% DDRA_SDQS7# 7 DDRA_SDQS7 7 DDRA_SDQS5# 7 DDRA_SDQS5 7
2
2
2
2
2
7 DDRA_SDQS4# 7 DDRA_SDQS4
DDRA_SDQS4# DDRA_SDQS4 DDRA_SDQ35 DDRA_SDQ32 DDRA_SDQ40 DDRA_SDQ44 DDRA_SDM5
+0.9VS
DDRA_CKE1 1 DDRA_SMA11 2 RP12 DDRA_SMA7 DDRA_SMA6 DDRA_SMA4 DDRA_SMA2 1 2 RP10 1 2 RP8
4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5%
1
C671 0.1U_0402_16V4Z
1
C678 0.1U_0402_16V4Z
1
C104 0.1U_0402_16V4Z
1
C69 0.1U_0402_16V4Z
1
C76 0.1U_0402_16V4Z
B
B
DDRA_SDQ41 DDRA_SDQ46 DDRA_SDQ49 DDRA_SDQ48
2
2
2
2
2
+0.9VS
7 DDRA_SDQS6# 7 DDRA_SDQS6
DDRA_SDQS6# DDRA_SDQS6 DDRA_SDQ54 DDRA_SDQ50 DDRA_SDQ60 DDRA_SDQ61 DDRA_SDM7 DDRA_SDQ59 DDRA_SDQ58
DDRA_SMA0 1 DDRA_SBS1# 2 RP6 DDRA_SRAS# 1 DDRA_SCS#0 2 RP4 DDRA_ODT0 1 DDRA_SMA13 2 RP2
1
C80 0.1U_0402_16V4Z
1
C88 0.1U_0402_16V4Z
1
C95 0.1U_0402_16V4Z
2
2
2
13,14 D_CK_SDATA 13,14 D_CK_SCLK
D_CK_SDATA D_CK_SCLK +3VS
P-TWO_A5692A-A0G16-N
Change PCB Footprint
A
DIMM0 STD H:9.2mm (BOT)
A
Security Classification Issued Date 2005/06/20
Compal Secret Data
Deciphered Date 2006/06/20
Title
Compal Electronics, Inc. DDRII-SODIMM0
Size B Date: Document Number Rev 0.3 12 of 59
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5 4 3 2
HBL50 LA-2921P
Friday, November 11, 2005
1
Sheet
A
B
C
D
E
+1.8V JP21 +DIMM_VREF DDRB_SDQ0 DDRB_SDQ1 7 DDRB_SDQS0# 7 DDRB_SDQS0 DDRB_SDQS0# DDRB_SDQS0 DDRB_SDQ2 DDRB_SDQ3
1
+1.8V
***
VSS DQ4 DQ5 VSS DM0 VSS DQ6 DQ7 VSS DQ12 DQ13 VSS DM1 VSS CK0 CK0# VSS DQ14 DQ15 VSS VSS DQ20 DQ21 VSS NC DM2 VSS DQ22 DQ23 VSS DQ28 DQ29 VSS DQS3# DQS3 VSS DQ30 DQ31 VSS NC/CKE1 VDD NC/A15 NC/A14 VDD A11 A7 A6 VDD A4 A2 A0 VDD BA1 RAS# S0# VDD ODT0 NC/A13 VDD NC VSS DQ36 DQ37 VSS DM4 VSS DQ38 DQ39 VSS DQ44 DQ45 VSS DQS5# DQS5 VSS DQ46 DQ47 VSS DQ52 DQ53 VSS CK1 CK1# VSS DM6 VSS DQ54 DQ55 VSS DQ60 DQ61 VSS DQS7# DQS7 VSS DQ62 DQ63 VSS SAO SA1 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200 +DIMM_VREF DDRB_SDQ5 DDRB_SDQ4 DDRB_SDM0 C263 DDRB_SDQ6 DDRB_SDQ7 DDRB_SDQ12 DDRB_SDQ13 DDRB_SDM1 DDRB_CLK1 6 DDRB_CLK1# 6 DDRB_SDQ14 DDRB_SDQ15
1
DDRB_SDQ8 DDRB_SDQ9 7 DDRB_SDQS1# 7 DDRB_SDQS1 DDRB_SDQS1# DDRB_SDQS1 DDRB_SDQ10 DDRB_SDQ11
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199
VREF VSS DQ0 DQ1 VSS DQS0# DQS0 VSS DQ2 DQ3 VSS DQ8 DQ9 VSS DQS1# DQS1 VSS DQ10 DQ11 VSS VSS DQ16 DQ17 VSS DQS2# DQS2 VSS DQ18 DQ19 VSS DQ24 DQ25 VSS DM3 NC VSS DQ26 DQ27 VSS CKE0 VDD NC BA2 VDD A12 A9 A8 VDD A5 A3 A1 VDD A10/AP BA0 WE# VDD CAS# NC/S1# VDD NC/ODT1 VSS DQ32 DQ33 VSS DQS4# DQS4 VSS DQ34 DQ35 VSS DQ40 DQ41 VSS DM5 VSS DQ42 DQ43 VSS DQ48 DQ49 VSS NC,TEST VSS DQS6# DQS6 VSS DQ50 DQ51 VSS DQ56 DQ57 VSS DM7 VSS DQ58 DQ59 VSS SDA SCL VDDSPD
+1.8V
1 1 C276 1 C39 + C290 +
1 C78 1 C89 1 C79 1 C90 1
2.2U_0805_10V6K 2 2 0.1U_0402_16V4Z
@ 150U_D2_6.3VM 0.1U_0402_16V4Z 0.1U_0402_16V4Z 2 2 2 2 2 330U_D2E_2.5VM_R9 2 0.1U_0402_16V4Z 0.1U_0402_16V4Z
DDRB_SDQ17 DDRB_SDQ20 7 DDRB_SDQS2# 7 DDRB_SDQS2 DDRB_SDQS2# DDRB_SDQS2 DDRB_SDQ18 DDRB_SDQ19 DDRB_SDQ28 DDRB_SDQ25 DDRB_SDM3 DDRB_SDQ30 DDRB_SDQ31 6 DDRB_CKE0
2
DDRB_SDQ21 DDRB_SDQ16 R120 1 DDRB_SDM2 DDRB_SDQ22 DDRB_SDQ23 DDRB_SDQ26 DDRB_SDQ24 0_0402_5% 2 PM_EXTTS#0 6,12
7 DDRB_SMA[0..13] 7 DDRB_SDQ[0..63] 7 DDRB_SDM[0..7]
DDRB_SMA[0..13] DDRB_SDQ[0..63] DDRB_SDM[0..7] +1.8V
C50 DDRB_SDQS3# DDRB_SDQS3 DDRB_SDQ29 DDRB_SDQ27 DDRB_CKE1 DDRB_CKE1 6 +0.9VS DDRB_SDQS3# 7 DDRB_SDQS3 7
1
C55
1
C124
1
C126
1
C70
1
2.2U_0805_10V6K 2.2U_0805_10V6K 2.2U_0805_10V6K 2 2 2 2 2 2.2U_0805_10V6K 2.2U_0805_10V6K
DDRB_CKE0 DDRB_SBS2# DDRB_SMA12 DDRB_SMA9 DDRB_SMA8 DDRB_SMA5 DDRB_SMA3 DDRB_SMA1 DDRB_SMA10 DDRB_SBS0# DDRB_SWE# DDRB_SCAS# DDRB_SCS#1 DDRB_ODT1 DDRB_SDQ32 DDRB_SDQ33
+1.8V
2
7 DDRB_SBS2#
DDRB_SMA11 DDRB_SMA7 DDRB_SMA6 DDRB_SMA4 DDRB_SMA2 DDRB_SMA0 DDRB_SBS1# DDRB_SRAS# DDRB_SCS#0 DDRB_ODT0 DDRB_SMA13 DDRB_SBS1# 7 DDRB_SRAS# 7 DDRB_SCS#0 6 DDRB_ODT0 6
DDRB_SBS2# DDRB_CKE0 DDRB_SMA9 DDRB_SMA12 DDRB_SMA5 DDRB_SMA8 DDRB_SMA1 DDRB_SMA3 DDRB_SBS0# DDRB_SMA10
1 2 RP13 1 2 RP11 1 2 RP9 1 2 RP7 1 2 RP5 1 2 RP3 1 2 RP1
4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5% 4 3 56_0404_4P2R_5%
C64
1
C61
1
C114
1
C116
1
0.1U_0402_16V4Z 0.1U_0402_16V4Z 2 2 2 2 0.1U_0402_16V4Z 0.1U_0402_16V4Z
7 DDRB_SBS0# 7 DDRB_SWE# 7 DDRB_SCAS# 6 DDRB_SCS#1 6 DDRB_ODT1
+0.9VS
DDRB_SDQ36 DDRB_SDQ37 DDRB_SDM4 DDRB_SDQ39 DDRB_S