Text preview for : Quanta_BD6.pdf part of Quanta Quanta_BD6 Quanta Quanta_BD6.pdf



Back to : Quanta_BD6.pdf | Home

1 2 3 4 5 6 7 8




BD6 Shark Bay Block Diagram 01
USB-11
LCD/CCD Con. P29
EXT_LVDS
dGPU
A Haswell PEG x8
nVIDIA N14P-GV2 EXT_CRT
CRT Con.
A


PEGX16 Gen 3 nVIDIA N14M-GL P29




DDR3L SYSTEM MEMORY
P16, 17, 18, 19, 20, 21, 22 EXT_HDMI
DDR3L-SODIMM1 HDMI Level Shift
DDR3L-SODIMM2
Dual Channel DDR3L 37W/47W P28
HDMI Con. P28
P14,15 VRAM DDR3-64M*16
rPGA 946 VRAM DDR3-128M*16
P3, 4, 5, 6, 7
HDMI
DP_B
HDMI Level Shift
eDP P28
HDMI Con. P28
FDI DMI
eDP



LCD
FDI(x2) DMI(x4) eDP to LVDS
LCD/CCD Con. P29
P26
USB-11
FDI DMI
SATA 5 SATA0
SATA - HDD
P33
B B


SATA - ODD SATA4 SATA1
P33



USB-3
Touch Panel CRT
P38
Lynx Point CRT Con. P29
FCBGA 708
USB-8
Card Reader PCIE-3
P36 WLAN
USB-10
P30
USB2.0 PCIe 2.0

PCIE-4 Giga/10/100 Lan
Daughter Board P35
USB-2
USB 2.0 L1 Con. RTC
USB-9
USB 2.0 L2 Con. P31 USB3.0
USB-0
USB 3.0 R1
BATTERY P31
Port1
C P9 C
P8, 9, 10, 11, 12, 13 SPI Flash
SPI
IHDA
LPC P9 USB-1
USB 3.0 R2
Port2 P31
Azalia

LPC




Audio Codec EC
P34 P37

POWER SYSTEM
ISL88732HRTZ-T (Charge) P40
FAN K/B Con. HALL Sensor Touch Pad /B Power /B RT8223P (System 5V/3V) P41
MIC JACK HP SPK Con. Con. Con. TPS51216RUKR (DDR 1.35V) P42
P34 P34 P34 P3 P38 P29 P38 P38 TPS51211DSCR (+1.05V) P43
ISL95812HRZ-T (+VCC_CORE) P44
D RT8812A (NV_VGPU_CORE) P46 D

(other GPU) P47




Quanta Computer Inc.
PROJECT : BD6
Size Document Number Rev
1A
Block Diagram
Date: Thursday, January 03, 2013 Sheet 1 of 49
1 2 3 4 5 6 7 8
5 4 3 2 1




02
Table of Contents

PAGE DESCRIPTION BOI-FUNCTIONS Power States
D CONTROL D
POWER PLANE VOLTAGE SIGNAL ACTIVE IN
1 Schematic Block Diagram
2 Front Page
+VIN 10V~+19V S0~S5
3-7 Processor CPU
8 - 13 PCH CLG +3V_RTC +3.0V~+3.3V S0~S5
14 - 15 DDRIII SO-DIMM DDR
+3V +3.3V MAIN_ON S0
16 - 22 N14P-GV2/N14M-GL VGA
23 - 24 VRAM - DDR3 VGA +3V_S5 +3.3V S5_ON S0~S5
25 PCH XDP CLG
+3VPCU +3.3V AC/DC Insert enable S0~S5
26 EDP to LVDS LDS
28 HDMI comm part HDM +5V +5V MAIN_ON S0
29 VGA Connector VGA
+5V_S5 +5V S5_ON S0~S5
LCD Panel LDS
CRT & CRT BUS SWITCH CRT +5VPCU +5V AC/DC Insert enable S0~S5
CCD CCD
HALL SENSOR&BACK LIGHT SWITCH HSR +1.35VSUS +1.5V S5_ON S0~S3
30 MINI Card (Wi-Fi & WIMAX) MNW
+1.5V +1.5V MAIN_ON S0
31 USB Connector USB
USB Sleep Charger SLC +1.05V +1.05V MAIN_ON S0
C C
33 HDD HDD
+VCORE ~ MPWROK S0
ODD ODD
34 Audio Codec ADO
+3V_GPU +3.3V DGPU_PWR_EN_R S0
35 Atheros LAN LAN
36 Card reader MMC
+VGPU_CORE ~ DGPU_PWR_EN_RC S0
37 EC KBC
38 KeyBoard KBC +1.5V_GPU +1.5V GPU_PWR_GD S0
TP&FP board TPD,FPD
+1.05V_GPU +1.05V GPU_PWR_GD S0
Power SW PSW
39 LED LED
40 Charger PWM
41 System 5V/3V PWM
42 DDR 1.35V PWM
43 +1.05V PWM
45 +VCORE PWM
46 Discharge PWM
47 GPU_CORE PWM
48 other GPU PWM
B B




GND PLANE PAGE
GND_SIGNAL
32
8769GND
37
GND
ALL
ADOGND
34




A A




Quanta Computer Inc.
PROJECT : Chief River
Size Document Number Rev
1A
POWER STAGE & BOI-FUNCTION
Date: Tuesday, December 18, 2012 Sheet 2 of 49
5 4 3 2 1
5 4 3 2 1




Haswell Processor (DMI,PEG,FDI)
+VCCIOA_OUT
Haswell Processor (CLK,MISC,JTAG) 03
Haswell rPGA EDS
U23B
R133
Haswell rPGA EDS 24.9/F_4 SKTOCC# AP32 MISC AP3 SM_RCOMP_0 R563 100/F_4
TP19 SKTOCC SM_RCOMP_0
U23A AR3 SM_RCOMP_1 R562 75/F_4




DDR3
+1.05V +VCCST SM_RCOMP_1




THERMAL
CATERR# AN32 AP2 SM_RCOMP_2 R564 100/F_4
TP1 CATERR SM_RCOMP_2
E23 PEG_RCOMP PEG_RXN[0..7] {16} {37} EC_PECI EC_PECI AR27 AN3 CPU_DRAMRST# CPU_DRAMRST# {27}
PEG_RCOMP M29 PEG_RXN0 R109 *0_4 AK31 PECI SM_DRAMRST
D21 PEG_RXN_0 K28 PEG_RXN1 H_PROCHOT# R105 56_4 H_PROCHOT#_R AM30 FC_AK31 AR29 XDP_PRDY#
{8} DMI_TXN0 DMI_RXN_0 PEG_RXN_1 {40,44} H_PROCHOT# PROCHOT PRDY TP71
C21 M31 PEG_RXN2 C730 C80 {3,11} PM_THRMTRIP# AM35 AT29 XDP_PREQ#
{8} DMI_TXN1 DMI_RXN_1 PEG_RXN_2 THERMTRIP PREQ TP73
B21 L30 PEG_RXN3 *4.7U/6.3V_6X *0.1U/10V_4X AM34 XDP_TCLK
D {8} DMI_TXN2 DMI_RXN_2 PEG_RXN_3 TCK TP21 D
A21 M33 PEG_RXN4 AN33 XDP_TMS




JTAG
{8} DMI_TXN3 DMI_RXN_3 PEG_RXN_4 TMS TP20
L32 PEG_RXN5 AM33 XDP_TRST#
PEG_RXN_5 TRST TP22
D20 M35 PEG_RXN6 {8} PM_SYNC R84 0_4 PM_SYNC_R AT28 AM31 XDP_TDI




PEG
{8} DMI_TXP0 TP7




PWR
C20 DMI_RXP_0 PEG_RXN_6 L34 PEG_RXN7 R90 0_4 H_PWRGOOD_R AL34 PM_SYNC TDI AL33 XDP_TDO
{8} DMI_TXP1
B20 DMI_RXP_1 PEG_RXN_7 E29
B2A {11} H_PWRGOOD
PM_DRAM_PWRGD_R AC10 PWRGOOD TDO AP33 XDP_DBRST#
TP6
{8} DMI_TXP2 DMI_RXP_2 PEG_RXN_8 {27} PM_DRAM_PWRGD_R SM_DRAMPWROK DBR XDP_DBRST# {8,25}
A20 D28 {11} CPU_PLTRST# R39 0_4 CPU_RST#_R AT26
{8} DMI_TXP3




DMI
DMI_RXP_3 PEG_RXN_9 E31 PLTRSTIN AR30 XDP_BPM#0
PEG_RXN_10 BPM_N_0 TP9
D18 D30 AN31 XDP_BPM#1
{8} DMI_RXN0 DMI_TXN_0 PEG_RXN_11 BPM_N_1 TP16
C17 E35 {10} CLK_DPLL_NSCLKN G28 AN29 XDP_BPM#2
{8} DMI_RXN1 DMI_TXN_1 PEG_RXN_12 DPLL_REF_CLKN BPM_N_2 TP13




CLOCK
B17 D34 {10} CLK_DPLL_NSCLKP H28 AP31 XDP_BPM#3
{8} DMI_RXN2 DMI_TXN_2 PEG_RXN_13 DPLL_REF_CLKP BPM_N_3 TP8
A17 E33 {10} CLK_DPLL_SSCLKN F27 AP30 XDP_BPM#4
{8} DMI_RXN3 DMI_TXN_3 PEG_RXN_14 SSC_DPLL_REF_CLKN BPM_N_4 TP15
E32 PEG_RXP[0..7] {16} {10} CLK_DPLL_SSCLKP E27 AN28 XDP_BPM#5
PEG_RXN_15 SSC_DPLL_REF_CLKP BPM_N_5 TP12
D17 L29 PEG_RXP0 {10} CLK_CPU_BCLKN D26 AP29 XDP_BPM#6
{8} DMI_RXP0 DMI_TXP_0 PEG_RXP_0 BCLKN BPM_N_6 TP14
C18 L28 PEG_RXP1 {10} CLK_CPU_BCLKP E26 AP28 XDP_BPM#7
{8} DMI_RXP1 DMI_TXP_1 PEG_RXP_1 BCLKP BPM_N_7 TP81
B18 L31 PEG_RXP2 2 OF 9
{8} DMI_RXP2 DMI_TXP_2 PEG_RXP_2
A18 K30 PEG_RXP3
{8} DMI_RXP3 DMI_TXP_3 PEG_RXP_3 L33 PEG_RXP4 HSW_RPGA_EDS_PGA
PEG_RXP_4 K32 PEG_RXP5
PEG_RXP_5 L35 PEG_RXP6
PEG_RXP_6 K34 PEG_RXP7
PEG_RXP_7 F29
R152 0_4 FDI_CSYNC_R H29 PEG_RXP_8 E28
{8} FDI_CSYNC
FDI


R148 0_4 FDI_INT_R J29 FDI_CSYNC PEG_RXP_9 F31
{8} FDI_INT DISP_INT PEG_RXP_10 E30
PEG_RXP_11 F35
B2A PEG_RXP_12 E34
PEG_RXP_13 F33 Thermal Trip & Process HOT
Intel Turbo mode only Reserved For buffer reset of PLTRSRIN#
PEG_RXP_14
PEG_RXP_15
D32
H35 PEG_TXN0_C C575 [email protected]/10V_4X PEG_TXN0
PEG_TXN[0..7] {16} +1.05V

PEG_TXN_0 H34 PEG_TXN1_C C557 [email protected]/10V_4X PEG_TXN1
PEG_TXN_1 J33 PEG_TXN2_C C573 [email protected]/10V_4X PEG_TXN2
PEG_TXN_2 H32 PEG_TXN3_C C555 [email protected]/10V_4X PEG_TXN3
PEG_TXN_3




6
J31 PEG_TXN4_C C571 [email protected]/10V_4X PEG_TXN4
PEG_TXN_4 G30 PEG_TXN5_C C553 [email protected]/10V_4X PEG_TXN5
PEG_TXN_5 C33 PEG_TXN6_C C569 [email protected]/10V_4X PEG_TXN6 2
PEG_TXN_6 {8,44} DELAY_VR_PWRGOOD +3V
B32 PEG_TXN7_C C551 [email protected]/10V_4X PEG_TXN7 Q49A H_PROCHOT#
PEG_TXN_7 B31 +1.05V
PEG_TXN_8 A30 2N7002KDW_115MA




1
PEG_TXN_9 B29 C70
PEG_TXN_10 A28 R603 100K_4 *47P/50V_4N U3
C C
PEG_TXN_11




3
B27 1 5 C42 R58
PEG_TXN_12 A26 NC VCC *0.1U/10V_4X *1K_4
PEG_TXN_13 B25 R599 H_PROCHOT_EC 5 2
PEG_TXN_14 {37} H_PROCHOT_EC {8,30,35,36,37,38} PLTRST# IN
A24 PEG_TXP[0..7] {16}
PEG_TXN_15 J35 PEG_TXP0_C C576 [email protected]/10V_4X PEG_TXP0 1K_4 Q49B 3