Text preview for : GIGABYTE 8SIMLH - REV 3.02.pdf part of Gigabyte GIGABYTE 8SIMLH - REV 3.02 Gigabyte GIGABYTE GIGABYTE 8SIMLH - REV 3.02.pdf



Back to : GIGABYTE 8SIMLH - REV 3.0 | Home

5 4 3 2 1




8SIMLH Schematics Revision 3.02
SHEET TITLE
D 1 COVER SHEET D




2 BOM & PCB MODIFY HISTORY

3 BLOCK DIAGRAM

4,5,6 INTEL CPU_WMT_478

7-10 SIS651/645DX (NORTH BRIDGE) HOST; DDR; AGP,HYPER ZIP

11-14 962 (SOUTH BIRDGE)

15 CKG(ICS952004) + CKBF (ICS93722)

C
16,17 DDR SDRAM DIMMS 1,2 & DDR TERMINATION C



18 AGP SLOT

19 VGA Connector

20 PCI SLOT 1-3

21 IDE,USB

22 Winbond W83697HF

23 BIOS

24 COM,PRT,FDD,KB/MS,IR
B B


25 CNR SLOT

26 AUDIO AC 97 CODEC

27 AUDIO JACK,GAME PORT

28 RTL8100B & USB CONNECTOR

29 PANEL,STR LED,FANS ,CPU GN

30 VCORE PHASE PWM HIP 6301 + 6601
COMPONENT SIDE
(1 oz. Copper)
GND SIDE
31 ALL POWER CIRCUIT (1 oz. Copper)
A
VCC SIDE A
(1 oz. Copper)
SOLDER SIDE
32 ATX & ATX12V CONN (1 oz. Copper)



33 GPIO Connecttion GIGABYTE
Title
COVER SHEET
34 TEST POINT Size Document Number Rev
Custom
GA-8SIMLH 3.02
Date: Monday, January 13, 2003 Sheet 1 of 32
5 4 3 2 1
5 4 3 2 1




Model Name: 8SIMLH Circuit or PCB layout change
for next version
Version:3.02 Date Change Item Reason
D
08/06 BOM MODIFY U39 change to SIS962L REV:A2 D


DEL R948 1K/6 ADD R950 470/6
Component value change AUTOBOM 08/12 BOM MODIFY R949 10/6 change to 22/6

history 2002/06/04 EC1,2,3,5,34,40,46 330U/25V change to 1200U/6.3V
08/13 BOM MODIFY EC54 22U change to 100U
Date Change Item Reason
R939 200K/6 change to 240K/6
02/04 LAYOUT PLACEMENT DEL 1394 CONNECTOR(LAYOUT ISSUE) BOM MODIFY ST9721 change to ALC101

SWAP NET PCB MODIFY REV:2.01 CHANGE TO2.1

02/05 LAYOUT LIB COIL-8P---->COIL-8P_SHORT 09/12 BOM MODIFY EC37 100U change to 22U

02/06 VGA/COM DUAL LAYOUT 10/14 BOM MODIFY R935,R943 2.2 ohm Change to 4.7 ohm

DDRVTT (R&D 109) DDRVTT DECOUPLING X14 PCS (0.1U/8P4C CAP) 10/28 BOM MODIFY U12 ADD W83697HF/UB

02/06-1 LAYOUT LIB MODIFY USB2.0 CHOKE (NO SHORT) FOR MEMO change

C AGP SLOT-->AGP_N 11/15 PCB MODIFY PCB size ADD 0.5 cm(SPEC change) C


02/19 NET SWAP BC345-->SC60(COMP-->SOLDER SIDE) 12/09 PCB MODIFY PCB text modify
02/20 EMI ISSUE CLOSE U16(75232) -NTXD2 ADD CAP 180P/6(BC349) 12/09 BOM MODIFY D E L B C 2 0,23 ADD BC21,BC26 10U/12

02/21 LAYOUT ISSUE BC344-->SC61(COMP-->SOLDER SIDE) C 1 1 0 , C 1 1 1 ADD 1K ohm C182 add 150 ohm


SWAP NET R 8 7 5 /6/1 change to 100/6/1

LIB MODIFY MOSFET LIB TO263,252 CO LAYOUT(Q_TO263-252) P C B change to REV:3.01

04/22 BOM MODIFY AC97 CODEC --->ALC650 12/26 PCB MODIFY ADD HT SUPPORT REV:3.02
PCB REV1.9 PWM 2 PHASE FAN5093M/C(VOCRE CAP COST DOWN)

INTEL F_PANEL+F_USB1,2,F_AUDIO

DDRVTT CAP 0.1U/8P4C X9PCS

04/23 PCB MODIFY reduced PCB size(COST DOWN)
B B

04/29 DEL MH6,ADD CAP MIC FOR EMI

05/08 PCB MODIFY rename to GA-8SIMLH
BOM MODIFY SIS651+SIS962

05/13 BOM MODIFY cost down CAP & FB

ALC650 change to ST9721

05/21 PCB MODIFY DEL BC218 ,ADD R1011 FOR F_MIC

TEXT MODIFY

BOM MODIFY PCB CHANGE TO REV:2.0 1

06/04 BOM MODIFY R867 10k/6 change to 470/6

R921 324/1/6 change to 487/1/6
A A
ADD CN14,15,16,17 180P/8P4C

ADD C944,C65 180P/N/50V/6

08/04 BOM MODIFY IDE,PANEL,USB GIGABYTE
Title
FDD,SMBUS,22U TO 100U BOM & PCB MODIFY HISTORY
Size Document Number Rev
Custom
GA-8SIMLH 3.02
Date: Monday, January 13, 2003 Sheet 2 of 32
5 4 3 2 1
5 4 3 2 1




8SIMLH BLOCK DIAGRAM
INTEL Pentium4 (478)

D D


CLOCK GENERATOR
(ICS952004+ICS93722)
PWM/OTHER POWER
VID0~4
VCORE = 1.75V (650-1100MHZ) / SLEEP : 1.3
V
VCC25 = 2.5V(I/O,MEMORY/I,VLINK/I) VCCA = 2.5V ; 2_5V = 2.5V PAGE 4, 5, 6 VCORE = 1.75V (650-1100MHZ) / SLEEP : 1.3V
VCC3 = 3.3V PAGE 15 5VSB,-12V,+12V,VCC,VCC3,3VDUAL
DDRVTT,DDR25V,3VSTR,VCC25 PAGE 30,31,32




VGA CONNECTOR
(R,G,B)
PAGE 19 GAD0~31 SIS651/645DX NORTH
AD_STB0,-AD_STB0 BRIDGE
AD_STB1,-AD_STB1
SBA0~7 MAA0~14
AGP SLOT 2X/4X SB_STB,-SB_STB MDD0~63 DDR SDRAM DIMM X 2
-DQSD0~8
VDDQ = 1.5V (AGP POWER 4 )
X -GBE0~3
VCC3 = 3.3V VCORE = 1.75V (650-1100MHZ) / SLEEP : 1.3
V MPD0~7 DQM0~7
+12V = 12V ST0~2 AGP BUS DDR25V = 2.5V(SUSPEND POWER) DDR25V = 2.5V(SUSPEND POWER)
3VDUAL = 3.3V VDDQ = 1.5V (AGP POWER 4 )X DDRVTT = 1.25V
VCC = 5V PAGE 18 VCC25 = 2.5V(I/O,MEMORY/I,VLINK/I) PAGE 16,17
C
PAGE 7 ,8 ,9,10 C

AGPUSB+ / -


ZAD0~15
CONTROL BUS Z LINK
RTL8100 & USB CONN
SIS962 SOUTH PCI LAN
BRIDGE PAGE 28



USB PORTS 0~5 IDE Primary and Secondary
F_USB1,2(USB POWER)
VCC25 = 2.5V(I/O,MEMORY/I,VLINK/I)
VCC = 5V
5VSB = 5V
AC97 LINK 3VDUAL = 3.3V(SUSPEND POWER)
VCC3 = 3.3V
5VUSB = 5V PAGE 14 RTCVDD = 3.3V VCC = 5V PAGE 21
PAGE 11,12,13


B
PCI BUS B




PCI SLOT 1,2,3 BIOS SST39SF020
+12 = 12V
-12 = -12V
VCC = 5V
VCC3 = 3V VCC = 5V
3VDUAL = 3V PAGE 20 VCC3 = 3V PAGE 23




LPC BUS
AC97 CODEC REALTEK LPC W83697HF
ALC201A -F
+12V = 12V
VCC3 = 3.3V VCC = 5V
VCC = 5V 5VSB = 5V
AVDD = 5V PAGE 26 VBAT = 3V PAGE 22




A
AUDIO PORTS : FRONT PANEL /FANS I/O PORTS : A




LIN_ OUT LINE_IN MIC
TELE CD_IN AUX_IN GAME PORT
VCC = 5V
5VSB = 5V
COMA COMB LPT IR FDD
+12 = 12V
PAGE 27 PVCC = 5V PAGE 29 PAGE 24


Title
GIAGBYTE
BLOCK DIAGRAM
Size Document Number Rev
Custom
GA-8SIMLH 3.02
Date: Monday, January 13, 2003 Sheet 3 of 32
5 4 3 2 1
5 4 3 2 1


(X5R) X11 1206(10U) NOTE:GIGA
VCORE

10U/12/Y/10V/X


BC2 BC3 BC5


10U/12/Y/10V/X 10U/12/X5/10V



D D

VCORE

10U/12/Y/10V/X


BC8



VCORE




AD11


AD19




AC18
AC16
AC14
AC12
AC10

AD17
AD15
AD13
AE18
AE16
AE14
AE12
AE10


AE20
AB15
AB13
AB11


AB19
VCORE 10/29




AD9
AD7




AC8
AE8
AE6




AB9
AB7




E14
E12
E10

E20
E8
10U/12/Y/10V/X 10U/12/Y/10V/X P4A




VCORE10
VCORE11
VCORE12
VCORE13
VCORE14
VCORE15
VCORE16
VCORE17
VCORE18
VCORE19
VCORE20
VCORE21
VCORE22
VCORE23
VCORE24
VCORE25
VCORE26
VCORE27
VCORE28
VCORE29
VCORE30
VCORE31
VCORE32
VCORE1
VCORE2
VCORE3
VCORE4
VCORE5
VCORE6
VCORE7
VCORE8
VCORE9
HA[3..16]
[7] HA[3..16]
BC11 BC12 BC13 BC15 BC20 HA16 N5
HA15 A16
N4
HA14 A15
N2 G1 -ADS
A14 ADS -ADS [7]
10U/12/Y/10V/X 10U/12/Y/10V/X 10U/12/X5/10V/X HA13 M1 AC1
HA12 A13 AP0
N1 V5 R1 39/6/X
HA11 A12 AP1
M4 AA3 Z7
HA10 M3 A11 BINIT
G2 -BNR VCORE
HA9 A10 BNR -BNR [7]
L2
HA8 A9
M6 L25
C A8 DP3 C
HA7 L3 K26
HA6 K1 A7 DP2
K25
HA5 A6 DP1
L6 J26
A5 DP0
HA4 K4
A4
HA3 K2 U6
-HA_STB0 A3 TESTHI8
L5 W4
[7] -HA_STB0 ADSTB0 TESTHI9
-HREQ4 H3 Y3
[7] -HREQ4 -HREQ3 REQ4 TESTHI10 TESTHI8_10 [5]
J3 H6 -BREQ0
[7] -HREQ3 -HREQ2 REQ3 BR0 -BREQ0 [5,7]
J4
[7] -HREQ2 REQ2
-HREQ1 K5 D2 -BPRI
[7] -HREQ1 REQ1 BPRI -BPRI [7]
-HREQ0 J1
[7] -HREQ0 REQ0
H5 -DBSY
DBSY -DBSY [7]
AB1 E2 -DEFER
10/29 A35 DEFER -DEFER [7] VCORE
VCORE [7] HA[17..31]
HA[17..31] Y1 H2 -DRDY
-DRDY [7]
A34 DRDY
W2 F3 -HIT
A33 HIT -HIT [7]
10U/12/X5/10V 10U/12/X5/10V V3 E3 -HITM
HA31 A32 HITM -HITM [7]
U4 R511
HA30 A31
T5 AC3 56/6
A30 IERR -IERR [5]
BC21 BC22 BC23 BC24 BC25 HA29 W1
HA28 A29
R6 W5 -CPUINIT
A28 INIT -CPUINIT [12]
HA27 V2
A27
10U/12/Y/10V 10U/12/X5/10V/X 10U/12/X5/10V HA26 T4 G4 -HLOCK
-HLOCK [7] C1
HA25 A26 LOCK
U3 100P/6/N/50V
HA24 A25
P6 V6
HA23 A24 MCERR
U1
HA22 A23
T2 AB25 -CPURST
HA21 A22 RESET# -CPURST [5,7]
R3 F4 -RS2
A21 RS2 -RS2 [7]
VCORE HA20 P4 G5 -RS1 C2
HA19 A20 RS1 -RS1 [7]
P3 F1 -RS0 0.01U/6/X/16V/X
A19 RS0 -RS0 [7]
10U/12/Y/10V/X 10U/12/Y/10V/X HA18 R2 AB2
HA17 A18 RSP
T1 J6 -HTRDY
B A17 TRDY -HTRDY [7] B
-HA_STB1 R5
[7] -HA_STB1 ADSTB1
BC26 BC27 BC28 BC29 BC30




GND10
GND11
AE17GND12
AE15GND13
AE13GND14
AE11GND15
AE9 GND16
AE26GND17
AB20GND18
GND19
GND20
GND21
GND22
AC9 GND23
AC7 GND24
AC5 GND25
AC2 GND26
GND27
GND28
GND29
GND30
GND31
AA4 GND32
AA1 GND33
AA23GND34
AA19GND35
AB18GND36
AB16GND37
AB14GND38
AB12GND39
GND40
GND41
AB6 GND42
AB3 GND43
AB24GND44
GND45
GND46
V1 GND47
GND48
W6 GND49
GND50
W24 GND51
GND52
Y5 GND53
Y2 GND54
Y25 GND55
GND56
GND57
AA15GND58
GND59
GND60
AE24GND1
AE22GND2
AE19GND3
GND4
GND5
GND6
AD8 GND7
AD4 GND8
AD1 GND9
10U/12/Y/10V 10U/12/X5/10V 10U/12/X5/10V
AD14
AD12
AD10



AD23
AD21




AC17
AC15
AC13
AC11




AC25
AC22
AC19
AD18
AD16




AB10




AB21




AA17

AA13
W21
AE7




AB8




V23




Y22
W3
V4
SK478/GD/W

VCORE
10/29


100U/2V/SP-CAP
BC31
BC32

10U/12/Y/10V/X




VCORE

10/29 10U/12/X5/10V


BC35 BC38

A A
100U/2V/SP-CAP




GIGABYTE