Text preview for : dc503 schematics.pdf part of Tektronix dc503 schematics Tektronix dc503 schematics.pdf
Back to : dc503 schematics.pdf | Home
INT SOURCE
PULL
DCU SIGNAL
SIGNAL SELECTION
SHAPING GATES
CH A & SLOPE U200A
INPUT 035 060 068 095 U200B
040 G70 Q80 U2000
050 074 090 U200D
U22G
FUII
SYI
LEVEL
DCU
SE LI
Li
LEVEL
INT SOURCE
PULL
SIGNAL TIME A-B
SHAPING CIRCUIT TIM
CH B & SLOPE U220A U224A EN
INPUT 0135 0165 U220B U224B
0140 0180 U220C U226A
0150 0170 U220D U226B
0160 0185
TRIGGER AMP
REGULATED
SUPPLIES
+15 V
REG
+5 V
REG
-22 V
REG
1 MHz 14A
CLOCK
DC 503
LEAI
zE
SUPPRI
4 LINES U332A
U330A
U350A
U352C
U3526
U31
FUNCTION
SWITCH
DECIMAL
8 LINES 10 LINES
PARAMETER
CODING
DCU SIGNAL
SELECTION
LOGIC
1 MHz or DDU
SIGNAL
TO DCU
TIME A+B
ENABLE
1 MHz or CH B
DRIVE
TO DDU
10 js _
MANUAL - - IU261)
.1 ms 102
START-STOP
ENABLE - - (U262) -
___103 _
(0263)
10 ms 104
-- (U264) -
FREQ A
GATE 105 _
TIME (U265)
SELECTION _ _106_
(U266)
OVERFLOW
GENERATOR REGISTER
OA U270B
2A U272B DRIVE
70 0278 U311A U311B
0312 U328A
U328B
!OL SIGNALS
A U280B
U280D
U328C
RESET
DC 503
TIME
=s SCAN
COUNTER 27A\
SLOT CLOCK SCAN CLOCK
U332B U330B DISABLE
LEADING DECODER U333A U330C
ZERO U335 U333B
SUPPRESSION
U332A U330D
U330A U354B
U350A U350B 24B, 25B INT SCAN CLOCK-OUT
U352C U352D -~ EXT SCAN CLOCK-IN
U352B U354C 25A
U354A 6 LINES TS1-TS6 TSO
19A
21B BCD
2 OUTPUT pp
r
20A SERIAL
4 BY X
SEVEN
SEGMENT DIGIT
208 8
DECODER D
& DRIVER
D
U340 3
7 SEGMENT LINES
LED's
DISPLAY
PARAMETER
DS360 DS380
DS364 DS384
DS368 DS390
DS372 DS394
DS376 DS398
DISPLAY I
- - - BOARD
INVERTERS
U352A
U337A 7 DIGIT LINES
U337B
U337C A ODE
U337D VOLE TAGE
U337E ABLE
U337 F Q384 Q368
Q380 Q364
Q376 0360
0372
23B \ IN-DISPLAY DISABLE
OUT-OVERFLOW
19B
-~ LATCH
26A
RESET
>
REV . C MAR 1978 BLOCK DIAGRAM
DC 503
~`
yA3 96vTy
U
a 9S
's 54 Q545
r I\_ -I, U322 U323 U324
4- \/ \
\`
\/2SML\/
/,\~ 1
40,
c
2
a
0
U308
~n a
U306 U
f ~CR314
CR3
R312
C502 t A323 i5
U321 U320
\I U311
ION, f
~8548 CR546~ ~
'-- l3YJ I' U262
R527
R528'
97- --
U270
Y
..--
C5481
f
F