Text preview for : Compal_LA-6852P.pdf part of Compal Compal LA-6852P Compal Compal_LA-6852P.pdf
Back to : Compal_LA-6852P.pdf | Home
A B C D E
1 1
Compal Confidential
2
Couger-Brazos 2
PBU01 LA-6852P Schematics Document
AMD APU Ontario-FT1 + FCH Hudson-M1
2012-2-20
3
REV:1.A 3
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/10/06 Deciphered Date 2009/10/06 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMTIC A6852
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
401990
Date: Monday, February 20, 2012 Sheet 1 of 37
A B C D E
A B C D E
Compal confidential
File Name : LA-6852P
1 LVDS Conn. Memory BUS(DDRIII) 204pin DDRIII-SO-DIMM X1 1
page 10 AMD Ontario APU Single Channel BANK 0, 1, 2, 3 page 9
HDMI Conn. FT1 1.5V DDRIII 1066
page 11 BGA 413-Ball
19mm x 19mm
APU PCI-E bus
page 5,6,7,8 USB PORT 2.0 x1(Left)
page 23
WWAN x4 UMI Gen. 1 USB PORT 2.0 x2(Right)
RTL8105E 2.5GT/s per lane page 23 Daughter board
page 18
10/100M page 19
USB x1 USB2.0x6 Int. Camera
page 10
LAN
10/100M conn 19 Hudson M1 RTS5137 Card Reader
2
page page 20 2
2 in 1 page 20
BGA 605-Ball
WLAN&BT
23mm x 23mm page 18
APU PCI-E x1
AZALIA bus
SATA port 0
page 12,13,14,15,16
SPI ROM Realtek SPK
page 14 LPC BUS page 22
ALC269
page 21 Audio Jack
page 22
EC
ENE KBC926 E0
3 3
page 26
SATA HDD CONN
page 17
Int.KBD
page 24
PWR BTN/B Touch Pad SPI ROM
RTC CKT. page 25 page 24
page 12
LS-6851P
TP&Lid switch/B
Power On/Off CKT. LS-6852P
page 25
USB/B
DC/DC Interface CKT. LS-6853P
4 4
page 27 LED/B Daughter board
LS-6854P
Power Circuit DC/DC Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/10/06 Deciphered Date 2009/10/06 Title
page 30 31 32 33 34 35 36 37 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMTIC A6852
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
401990
Date: Monday, February 20, 2012 Sheet 2 of 37
A B C D E
A B C D E
Symbol Note :
O MEANS ON X MEANS OFF DAZ P/N
Voltage Rails ZZZ1
: means Digital Ground : means Analog Ground
LA-6852P
@ : means just reserve , no build
B+ +5VALW +1.5V +5VS
1
1.2G APU P/N 1.2G APU P/N 1G APU P/N 1
+3VL +3VALW +3VS
power U1 U1 U1
plane +5VL +1.1VALW +1.8VS
+RTCVCC +1.5VS
+1.1VS
1.2G APU R3 1.2G APU R1 1G APU R1
+1.0VS
1G2R3@ 1G2R1@ 1GR1@
+0.75VS
+APU_CORE
State +APU_VDDNB
S0
O O O O BTO (Build-To-Order) Option Table
Function Sleep&Charger Sleep&Music
S1
2
O O O O 2
Description Support No Support Support No Support
S3
O O O X BTO CHG@ non-CHG@ ALC269@ ALC259@
S5 S4/AC
O O X X
S5 S4/ Battery only
O X X X
S5 S4/AC & Battery
don't exist X X X X
FCH SM Bus0 Address FCH SM Bus1 Address
Power Device HEX Address Power Device HEX Address
3
+3VS DDR SO-DIMM 0 A0 H 1010 0000 b SMBUS Control Table 3
CPU
SOURCE BATT SODIMM 0 CLK WLAN LCD HDMI
THERMAL GEN DDC DDC APU
WWAN
SENSOR ROM ROM
EC_SMB_CK1
KB926
EC_SMB_DA1 V
EC_SMB_CK2
KB926 V
EC_SMB_DA2
EC SM Bus1 Address EC SM Bus2 Address
LCD_EDID_CLK
APU FT1
LCD_EDID_DATA V
Power Device HEX Address Power Device HEX Address
HDMICLK
APU FT1
+3VL Smart Battery 16 H 0001 011X b HDMIDAT V
FCH_SMCLK0
FCH M1
FCH_SMDAT0 V
FCH_SMCLK1
FCH M1
4
FCH_SMDAT1 V 4
08/05 update pin define
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/10/06 Deciphered Date 2009/10/06 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMTIC A6852
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
401990
Date: Monday, February 20, 2012 Sheet 3 of 37
A B C D E
5 4 3 2 1
DESIGN CURRENT 0.1A +3VL
B+ DESIGN CURRENT 0.1A +5VL
DESIGN CURRENT 3.18A +5VALW
SUSP
N-CHANNEL DESIGN CURRENT 3.11A +5VS
D D
SI4800BDY
SUSP#
DESIGN CURRENT 2.15A +1.8VS
SY8033BDBC
UP6182CQAG
DESIGN CURRENT 0.632A +3VALW
SUSP
N-CHANNEL DESIGN CURRENT 4.777A +3VS
SI4800BDY
ENVDD
P-CHANNEL DESIGN CURRENT 1.0A +LCD_VDD
AP_2301
C C
WOL_EN#
DESIGN CURRENT 500mA +3V_LAN
P-CHANNEL
AP-2301
POK
DESIGN CURRENT 0.377A +1.1VALW
G5603RU1U SUSP
N-CHANNEL DESIGN CURRENT 3.832A +1.1VS
IRF8113PBF
SUSP
DESIGN CURRENT 5.7A +1.05VS
APL5916KAI
VR_ON
B B
DESIGN CURRENT 11A +APU_CORE
ISL6265 DESIGN CURRENT 10A +APU_VDDNB
SYSON
DESIGN CURRENT 4A +1.5V
G5603RU1U SUSP
N-CHANNEL DESIGN CURRENT 1A +1.5VS
SI4800BDY
SUSP
LDO DESIGN CURRENT 0.5A +0.75VS
UP7711U8
A A
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/10/31 Deciphered Date 2009/10/31 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMTIC A6852
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
401990
Date: Monday, February 20, 2012 Sheet 4 of 37
5 4 3 2 1
A B C D E
1 1
U1A
AA6 AB6 PCIE_ITX_PRX_P0 0.1U_0402_16V7K 2 1 C142
19 PCIE_PTX_C_IRX_P0 P_GPP_RXP0 P_GPP_TXP0 PCIE_ITX_C_PRX_P0 19
Y6 AC6 PCIE_ITX_PRX_N0 0.1U_0402_16V7K 2 1 C143 LAN
19 PCIE_PTX_C_IRX_N0 P_GPP_RXN0 P_GPP_TXN0 PCIE_ITX_C_PRX_N0 19
AB4 AB3 PCIE_ITX_PRX_P1 0.1U_0402_16V7K 2 1 C283
PCIE I/F
18 PCIE_PTX_C_IRX_P1 P_GPP_RXP1 P_GPP_TXP1 PCIE_ITX_C_PRX_P1 18
AC4 AC3 PCIE_ITX_PRX_N1 0.1U_0402_16V7K 2 1 C284 WWAN
18 PCIE_PTX_C_IRX_N1 P_GPP_RXN1 P_GPP_TXN1 PCIE_ITX_C_PRX_N1 18
AA1 Y1 PCIE_ITX_PRX_P2 0.1U_0402_16V7K 2 1 C136
18 PCIE_PTX_C_IRX_P2 P_GPP_RXP2 P_GPP_TXP2 PCIE_ITX_C_PRX_P2 18
AA2 Y2 PCIE_ITX_PRX_N2 0.1U_0402_16V7K 2 1 C137 WLAN
18 PCIE_PTX_C_IRX_N2 P_GPP_RXN2 P_GPP_TXN2 PCIE_ITX_C_PRX_N2 18
Y4 P_GPP_RXP3 P_GPP_TXP3 V3
Y3 P_GPP_RXN3 P_GPP_TXN3 V4
R1 R2
+1.05VS 1 2 Y14 P_ZVDD_10 P_ZVSS AA14 1 2
2K_0402_1% 1.27K_0402_1%
DVT +1.0VS-->+1.05VS 12 UMI_RX0P AA12 AB12 UMI_TX0P_C C2 1 2 0.1U_0402_16V7K
P_UMI_RXP0 P_UMI_TXP0 UMI_TX0P 12
12 UMI_RX0N Y12 AC12 UMI_TX0N_C C1 1 2 0.1U_0402_16V7K
P_UMI_RXN0 P_UMI_TXN0 UMI_TX0N 12
12 UMI_RX1P AA10 AC11 UMI_TX1P_C C4 1 2 0.1U_0402_16V7K
UMI I/F
P_UMI_RXP1 P_UMI_TXP1 UMI_TX1P 12
12 UMI_RX1N Y10 AB11 UMI_TX1N_C C3 1 2 0.1U_0402_16V7K
P_UMI_RXN1 P_UMI_TXN1 UMI_TX1N 12
12 UMI_RX2P AB10 AA8 UMI_TX2P_C C5 1 2 0.1U_0402_16V7K
P_UMI_RXP2 P_UMI_TXP2 UMI_TX2P 12
12 UMI_RX2N AC10 Y8 UMI_TX2N_C C6 1 2 0.1U_0402_16V7K
2 P_UMI_RXN2 P_UMI_TXN2 UMI_TX2N 12 2
12 UMI_RX3P AC7 AB8 UMI_TX3P_C C8 1 2 0.1U_0402_16V7K
P_UMI_RXP3 P_UMI_TXP3 UMI_TX3P 12
12 UMI_RX3N AB7 AC8 UMI_TX3N_C C7 1 2 0.1U_0402_16V7K
P_UMI_RXN3 P_UMI_TXN3 UMI_TX3N 12
ONTARIO-FT1_BGA_413P-T
1GR3@
+5VS +3VS
1
CONN@
1
R3 E&T_3806-F04N-02R
R280 10K_0402_5% 6
@ GND2
10K_0402_5% 5 GND1
2
4
2
4
26 FAN_SPEED1 3 3
26 EC_PWM_FAN R281 2 1 0_0603_5% EC_PWM_FAN_R 2
3 2 3
+5VS 1 1
1
@ JFAN1
C305 2 2
68P_0402_50V8J C314
2 C9
10U_0805_10V6K 0.1U_0402_16V7K
@ 1 1
9/6 add C314 for RF
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/04/14 Deciphered Date 2009/04/14 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMTIC A6852
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 401990 D
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, February 20, 2012 Sheet 5 of 37
A B C D E
1 2 3 4 5
A A
U1E
DDR_A_MA0 R17 B14 DDR_A_D0
9 DDR_A_MA0 M_ADD0 M_DATA0 DDR_A_D0 9
DDR_A_MA1 H19 A15 DDR_A_D1
9 DDR_A_MA1 M_ADD1 M_DATA1 DDR_A_D1 9
DDR_A_MA2 J17 A17 DDR_A_D2
9 DDR_A_MA2 M_ADD2 M_DATA2 DDR_A_D2 9
DDR_A_MA3 H18 D18 DDR_A_D3
9 DDR_A_MA3 M_ADD3 M_DATA3 DDR_A_D3 9
DDR_A_MA4 H17 A14 DDR_A_D4
9 DDR_A_MA4 M_ADD4 M_DATA4 DDR_A_D4 9
DDR_A_MA5 G17 C14 DDR_A_D5
9 DDR_A_MA5 M_ADD5 M_DATA5 DDR_A_D5 9
DDR_A_MA6 H15 C16 DDR_A_D6
9 DDR_A_MA6 M_ADD6 M_DATA6 DDR_A_D6 9
DDR_A_MA7 G18 D16 DDR_A_D7
9 DDR_A_MA7 M_ADD7 M_DATA7 DDR_A_D7 9
DDR_A_MA8 F19
9 DDR_A_MA8 M_ADD8
DDR_A_MA9 E19 C18 DDR_A_D8
9 DDR_A_MA9 M_ADD9 M_DATA8 DDR_A_D8 9
DDR_A_MA10 T19 A19 DDR_A_D9
9 DDR_A_MA10 M_ADD10 M_DATA9 DDR_A_D9 9
DDR_A_MA11 F17 B21 DDR_A_D10
9 DDR_A_MA11 M_ADD11 M_DATA10 DDR_A_D10 9
DDR_A_MA12 E18 D20 DDR_A_D11
9 DDR_A_MA12 M_ADD12 M_DATA11 DDR_A_D11 9
DDR_A_MA13 W17 A18 DDR_A_D12
9 DDR_A_MA13 M_ADD13 M_DATA12 DDR_A_D12 9
DDR_A_MA14 E16 B18 DDR_A_D13
9 DDR_A_MA14 M_ADD14 M_DATA13 DDR_A_D13 9
DDR_A_MA15 G15 A21 DDR_A_D14
9 DDR_A_MA15 M_ADD15 M_DATA14 DDR_A_D14 9
DDR SYSTEM MEMORY
C20 DDR_A_D15
M_DATA15 DDR_A_D15 9
DDR_A_BS#0 R18
9 DDR_A_BS#0 M_BANK0
DDR_A_BS#1 T18 C23 DDR_A_D16
9 DDR_A_BS#1 M_BANK1 M_DATA16 DDR_A_D16 9
DDR_A_BS#2 F16 D23 DDR_A_D17
9 DDR_A_BS#2 M_BANK2 M_DATA17 DDR_A_D17 9
F23 DDR_A_D18
M_DATA18 DDR_A_D18 9
DDR_A_DM0 D15 F22 DDR_A_D19
9 DDR_A_DM0 M_DM0 M_DATA19 DDR_A_D19 9
DDR_A_DM1 B19 C22 DDR_A_D20
9 DDR_A_DM1 M_DM1 M_DATA20 DDR_A_D20 9
DDR_A_DM2 D21 D22 DDR_A_D21
9 DDR_A_DM2 M_DM2 M_DATA21 DDR_A_D21 9
DDR_A_DM3 H22 F20 DDR_A_D22
9 DDR_A_DM3 M_DM3 M_DATA22 DDR_A_D22 9
DDR_A_DM4 P23 F21 DDR_A_D23
9 DDR_A_DM4 M_DM4 M_DATA23 DDR_A_D23 9
DDR_A_DM5 V23
9 DDR_A_DM5 M_DM5
DDR_A_DM6 AB20 H21 DDR_A_D24
9 DDR_A_DM6 M_DM6 M_DATA24 DDR_A_D24 9
DDR_A_DM7 AA16 H23 DDR_A_D25
9 DDR_A_DM7 M_DM7 M_DATA25 DDR_A_D25 9
K22 DDR_A_D26
B M_DATA26 DDR_A_D26 9 B
DDR_A_DQS0 A16 K21 DDR_A_D27
9 DDR_A_DQS0 M_DQS_H0 M_DATA27 DDR_A_D27 9
DDR_A_DQS#0 B16 G23 DDR_A_D28
9 DDR_A_DQS#0 M_DQS_L0 M_DATA28 DDR_A_D28 9
DDR_A_DQS1 B20 H20 DDR_A_D29
9 DDR_A_DQS1 M_DQS_H1 M_DATA29 DDR_A_D29 9
DDR_A_DQS#1 A20 K20 DDR_A_D30
9 DDR_A_DQS#1 M_DQS_L1 M_DATA30 DDR_A_D30 9
DDR_A_DQS2 E23 K23 DDR_A_D31
9 DDR_A_DQS2 M_DQS_H2 M_DATA31 DDR_A_D31 9
DDR_A_DQS#2 E22
9 DDR_A_DQS#2 M_DQS_L2
DDR_A_DQS3 J22 N23 DDR_A_D32
9 DDR_A_DQS3 M_DQS_H3 M_DATA32 DDR_A_D32 9
DDR_A_DQS#3 J23 P21 DDR_A_D33
9 DDR_A_DQS#3 M_DQS_L3 M_DATA33 DDR_A_D33 9
DDR_A_DQS4