Text preview for : SONY MS70 MBX-160 - REV 0.20.pdf part of Sony SONY MS70 MBX-160 - REV 0.20 Sony Notebook SONY MS70 MBX-160 - REV 0.20.pdf



Back to : SONY MS70 MBX-160 - REV 0 | Home

5 4 3 2 1




Schematics Page Index (Title / Revision / Change Date)
Page Title of Schematics Page Rev. Date Page Title of Schematics Page Rev. Date
01 Schematics Page Index 0.20 04/01 36 AUDIO (MUTE) 0.20 04/01
02 Block Diagram 0.20 04/01 37 EXPRESS CARD/MDC 0.20 04/01
03 Yonah(HOST BUS) 1/2 0.20 04/01 38 PCI (PCI BUS) 0.20 04/01
D
04 Yonah(HOST BUS) 2/3 0.20 04/01 39 PCI ( ILINK) 0.20 04/01 D

05 Yonah(Power/Gnd) 3/3 0.20 04/01 40 PCI (MS-DUO/MDC) 0.20 04/01
06 CALISTOGA (HOST) 1/7 0.20 04/01 41 Button/LID Switch 0.20 04/01
07 CALISTOG (DMI) 2/7 0.20 04/01 42 USB2.0/EMI CAP 0.20 04/01
08 CALIST (GRAPHIC) 3/7 0.20 04/01 43 HOLE 0.20 04/01
09 CALISTOGA (DDRII) 4/7 0.20 04/01 44 Power Design Diagram 0.20 04/01
10 CALIST (POWER,VCC) 5/7 0.20 04/01 45 DCIN&Charger 0.20 04/01
11 CALIST (VCC CORE) 6/7 0.20 04/01 46 SYS Power (+3_3V/+5V) 0.20 04/01
12 CALIST (VSS) 7/7 0.20 04/01 47 SYS Power(+1_5V/+1_05V) 0.20 04/01
13 DDRII(SO-DIMM_0) 1/3 0.20 04/01 48 DDR2 Power(+1_8V/+0_9V) 0.20 04/01
14 DDRII(SO-DIMM_1) 2/3 0.20 04/01 49 CPU_Vcore ---MAX8771 0.20 04/01
15 DDRII(Termination) 3/3 0.20 04/01 50 Others power plan 0.20 04/01
16 LVDS 0.20 04/01 51 OVP protection 0.20 04/01
17 CRT 0.20 04/01 52 History ( 1 ) 0.20 04/01
18 LAN CONTROLL 0.20 04/01 53
C C
19 LAN TRANSFORMER 0.20 04/01 54
20 CLOCK GEN 0.20 04/01 55
21 ICH7-M( PCI/USB ) 1/5 0.20 04/01 56
22 ICH7-M( LPC,IDE,SATA )2/5 0.20 04/01 57
23 ICH7-M( GPIO) 3/5 0.20 04/01 58
24 ICH7-M( POWER) 4/5 0.20 04/01 59
25 ICH7-M( GND) 5/5 0.20 04/01 60
26 SATA HDD/CD-ROM 0.20 04/01
27 EC+KBC 0.20 04/01
28 Flash ROM/X-Bus 0.20 04/01
29 LED/Touch PAD 0.20 04/01
30 Mini-PCIE Card 0.20 04/01
31 FAN 0.20 04/01
32 OIDE 0.20 04/01
B 33 AUDIO(CODEC & POWER) 0.20 04/01 B

34 AUDIO( AMP & HP & SPK) 0.20 04/01
35 AUDIO( EXTMIC) 0.20 04/01




P. Leader Check by Design by

A A




HON HAI Precision Ind. Co., Ltd.
Project Code & Schematics Subject: MS70 Main Board PCB P/N: (FUBAI) 1P-0063100-60SA FOXCONN
Title
CCPBG - R&D Division
(NA YA) 1P-0063200-60SA Index Page
Size Document Number Rev
(HANSTAR) 1P-0063500-60SA A3 MS70-1-01 0.20

Date: Tuesday, April 04, 2006 Sheet 1 of 54
2 1
1 2 3 4 5 6 7 8




RAPTOR/MS70(CALISTOGA GM/GML Block Diagram)
CPU Clock Gen.
LVDS Yonah/Celeron M X,TAL
A WSXGA+ LVDS/VGA 9LPR321AKLF 14.318MHZ A

PAGE 16 Processor MLF64
VGA Micro-FCBGA-478 PAGE 20
D-type-15p (Socket 478 -pin Micro FCPGA)
PAGE 17 SO-DIMM 0
PAGE 3~5
Ext. Mic In 400/533/667
Jack FSB
PAGE 35 400/533/667 MHZ MHZ
DDR(II) 200 pin
HEAD PAGE 13
PHONE North Bridge
JACK SO-DIMM 1
PAGE 34 Calistoga 400/533/667 MHZ
ALC262 945GM 400/533/667
TPA6011A 400/533/667 MHZ
Codec 940GML MHZ
Int. Speaker AZALIA uFCBGA
1.0 Walt x 2
DDR(II) 200 pin
PAGE 34 PAGE 33 PAGE 6~12
B
PAGE 34 PAGE 14 B



MDC 1.5 Modem X4 DMI
12 pin
(Direct Media Interface)
RJ11 (T60M955.01)
PAGE 37
USB2.0 USB 2.0
33MHZ, 3.3V PCI BUS South Bridge PCIE
CONN.X2
PAGE 42
MS/MS DUO/SD
PAGE 40 TI PCI8402ZHK ICH7-M
CardReader USB2.0
652 BGA Mini-Card PCIE
iLINK
GHK 288 (T60H938.02 JP)
PAGE 39~41
PCIE + USB2.0
PAGE 39 PAGE 21~25 PAGE 30



LPC Oide
C
PAGE 32 C
Marvell 10/100




IDE ATA 100




SATA 3Gb/s
Netswap
Ethernet
PCI-E
ENE KB3910SFC1 Express Card
88E8036
RJ45 NS681601P
QFN-65
EC+KBC PCIE
PAGE 37
PAGE 19 PAGE 18 LQFP-176

PAGE 27 PATA SATA
ODD HDD
PWM PAGE 26 PAGE 26


XBUS SMB Channel 1

PS/2 SMB Channel 2
Thermal Sensor
BUTTON G781-1P8
Flash BIOS BATT CONN. (CPU/GMCH)
D
& LED FAN uSOP-8
D
Lid Switch Touchpad 1MB
PAGE 41 PAGE 31 PAGE 29 PAGE 29 PAGE 28 PAGE 45 PAGE 3


HON HAI Precision Ind. Co., Ltd.
FOXCONN
Title Block Diagram
CCPBG - R&D Division

Size Document Number Rev
Custom MS70-1-01 0.20

Date: Tuesday, April 04, 2006 Sheet 2 of 54
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8




4,5,6,10,11,22,24,42,47,50,51 +1_05VRUN
U1A
6 H_A#[31..3]
H_A#3 J4 H1
A[3]# ADS# H_ADS# 6
H_A#4 L4 E2
A[4]# BNR# H_BNR# 6
H_A#5 M3 G5
A[5]# BPRI# H_BPRI# 6
H_A#6 K5 A[6]#




1
ADDR GROUP 0
ADDR GROUP 0
H_A#7 M1 H5
A[7]# DEFER# H_DEFER# 6
H_A#8 N2 F21 R1
A[8]# DRDY# H_DRDY# 6
H_A#9 J1 E1
A[9]# DBSY# H_DBSY# 6
H_A#10 N3 56_J
H_A#11 A[10]#
A P5 F1 H_BREQ#0 6 0402 A




2
H_A#12 A[11]# BR0#
P2
H_A#13 A[12]# H_IERR#




CONTROL
L1 D20
H_A#14 A[13]# IERR#
P4 B3 H_INIT# 22
H_A#15 A[14]# INIT#
P1
H_A#16 A[15]#
R1 H4 H_LOCK# 6
A[16]# LOCK#
6 H_ADSTB#0 L2 H_CPURST# 6
ADSTB[0]# 4,5,6,10,11,22,24,42,47,50,51 +1_05VRUN
6 H_REQ#[4..0] B1 H_RS#[2..0] 6
H_REQ#0 RESET# H_RS#0
K3 F3
H_REQ#1 REQ[0]# RS[0]# H_RS#1
H2 F4
H_REQ#2 REQ[1]# RS[1]# H_RS#2
K2 G3
H_REQ#3 REQ[2]# RS[2]#
J3 G2 H_TRDY# 6
H_REQ#4 REQ[3]# TRDY# 0402 150_J R2
L5
REQ[4]# XDP_TDI
6 H_A#[31..3] G6 H_HIT# 6 2 1
H_A#17 HIT#
Y2 E4 H_HITM# 6
H_A#18 A[17]# HITM# 0402 39_J R3
U5
H_A#19 A[18]# XDP_BPM#0 XDP_TMS
R3 AD4 1 30MIL TP1 2 1
A[19]# BPM[0]#




ADDR GROUP 1
ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 1
A[20]# BPM[1]# 30MIL TP2
Layout note: H_A#21 U4 AD1 XDP_BPM#2 1
A[21]# BPM[2]# 30MIL TP3
H_A#22 Y5 AC4 XDP_BPM#3 1
no stub on A[22]# BPM[3]# 30MIL TP4




XDP/ITP SIGNALS
H_A#23 U2 AC2 XDP_BPM#4 1
A[23]# PRDY# 30MIL TP5
H_STPCLK# H_A#24 R4
A[24]# PREQ#
AC1 XDP_BPM#5 1 30MIL TP6
0402 27_J R4
H_A#25 T5 AC5 XDP_TCK XDP_TCK 1 2
H_A#26 A[25]# TCK XDP_TDI
T3 AA6
H_A#27 A[26]# TDI XDP_TDO 30MIL TP7 0402 680_J R5
W3 AB3 1
H_A#28 A[27]# TDO XDP_TMS XDP_TRST#
W5
A[28]# TMS
AB5 05/04 2 1
H_A#29 Y4 AB6 XDP_TRST#
H_A#30 A[29]# TRST# A0206
W2 C20 1 30MIL TP8
H_A#31 A[30]# DBR#
Y1
A[31]# Debug port not used .
B V4 D21 PROCHOT# B
6 H_ADSTB#1 resistors close to CPU.




THERM
ADSTB[1]# PROCHOT# H_THERMDA
A24
THERMDA H_THERMDC
22 H_A20M# A6 A25
A20M# THERMDC
22 H_FERR# A5
FERR# PM_THRMTRIP#
22 H_IGNNE# C4 C7 PM_THRMTRIP# 7
R6 IGNNE# THERMTRIP#
1 0_J 2 H_STPCLK#_R D5 PM_THRMTRIP#
22 H_STPCLK# STPCLK#
0402 C6
22 H_INTR LINT0 should connect to




H CLK
22 H_NMI B4 A22 CLK_CPU_BCLK 20
LINT1 BCLK[0]
22 H_SMI# A3
SMI# BCLK[1]
A21 CLK_CPU_BCLK# 20 ICH7-M and GMCH
1 TP_A32# AA1
without T-ing (No
TP9 30MIL RSVD[01]
TP10 30MIL 1 TP_A33# AA4
RSVD[02] RSVD[12]
T22 TP_EXTBREF 1 30MIL TP11
stub)
1 TP_A34# AB2
TP12 30MIL RSVD[03]
1 TP_A35# AA3
TP13 30MIL RSVD[04]
TP_A36# TP_SPARE0




RESERVED
TP14 30MIL 1 M4
RSVD[05] RSVD[13]
D2 1 30MIL TP15
1 TP_A37# N5 F6 TP_SPARE1 1
TP16 30MIL RSVD[06] RSVD[14] 30MIL TP17
1 TP_A38# T2 D3 TP_SPARE2 1
TP18 30MIL RSVD[07] RSVD[15] 30MIL TP19
1 TP_A39# V3 C1 TP_SPARE3 1
TP20 30MIL RSVD[08] RSVD[16] 30MIL TP21 +3VRUN 7,8,10,13,14,16,17,20,21,22,23,24,26,28,29,30,33,37,39,42,49,50
1 TP_APM0# B2 AF1 TP_SPARE4 1
TP22 30MIL RSVD[09] RSVD[17] 30MIL TP23
1 TP_APM1# C3 D22 TP_SPARE5 1 W/S:10/10 (microstrip)
TP24 30MIL RSVD[10] RSVD[18] 30MIL TP25
C23 TP_SPARE6 1
RSVD[19] 30MIL TP26
1 TP_HFPLL B25 C24 TP_SPARE7 1
TP27 30MIL RSVD[11] RSVD[20] 30MIL TP28
CPU_478P FOX_PZ47823-2743-01
A#[32-39], APM#[0-1]:




1
Leave escape routing




2




2




2
place close to thermal sensor R7
on for future




1
C R8 R9 R10 C
functionality 4.7K_J C1 4.7K_J 2.2K_J 2.2K_J
H_THERMDA 0402 0.1U_16V_M_B 0402 0402 0402




2




2
0402




1




1




1
1
C2
2200P_50V_K_B U2