Text preview for : G555- la-5082p_pvt_0318.pdf part of LENOVO G555- la-5082p pvt 0318 LENOVO Laptop G555- la-5082p_pvt_0318.pdf



Back to : G555- la-5082p_pvt_0318.p | Home

A B C D E




1 1




2 KIWA7/A8 2




Schematics Document
Mobile Penryn uFCPGA with Intel
3


Cantiga_GM/PM+ICH9-M core logic 3




REV:0.4


4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/03/25 Deciphered Date 2008/04/ Title
Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.4
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
KIWAX_LA-5082P
Date: Wednesday, March 18, 2009 Sheet 1 of 53
A B C D E
A B C D E


ZZZ
Compal confidential
File Name : POWER Board CAP SENSE LEDs Board USB board
15W_PCB_LA5082P




VRAM
1 64*16 Mobile Penryn 1


DDRIIpage21,22 uFCPGA-478 CPU
PCI-E X16 Clock Gen.
NV10M-GS page5,6,7 SLG8SP556VTR
ICS9LPRS387AKLFT
40nm
page16,17,18,19,20
H_A#(3..35)
FSB
page23

H_D#(0..63) 667/800/1066MHz

HDMI Parade 8101T PCI-E DDR3 -800
CONN DDR3-SO-DIMM X2
page24
page24
Intel Cantiga GMCH DDR3-1066 BANK 0, 1, 2, 3 page 14,15

CRT & TV OUT PCBGA 1329 Dual Channel
LVDS I/F
page26
page 8,9,10,11,12,13
2 2
LVDS
Connector page25 DMI C-Line
AMP&Audio Jack
AZALIA page36

PCI Express Mini 6*PCI-E BUS 12*USB2.0
card Slot page31
Intel ICH9-M Audio Codec Key component
Manufacturer
mBGA-676 CX20561 Compal P/N
page35 R1 Desc
3.3V / 33 MHz
New Card USB 2.0 BUS
page40 page27,28,29,30
4*SATA serial Northbridge
Intel / Cantiga PM45
SA00002JJM0
S IC AC82PM45 QV11 A1 FCBGA 1329 PM C38
BCM5906 Card Reader CMOS Camera Intel / Cantiga GM 45
10/100/LAN page32 RTS 5159 LPC BUS page41
SA00002JTD0
page38 S IC AC82GM45 SLB94 B3 FCBGA1329 GM C38!
3 3
BlueTooth Conn SouthBridge
Intel / ICH9M
page41 SA00002JH90
EC S IC AF82801IBM SLB8Q A3 676P ICH9M C38! (MP)

RJ45 CONN Card reader(XD/SD USB conn X2
page33 MMC/MS/MS-Pro ENE KB926 page41
VGA Chip
Nvidia / N10M
page37
HD SD) page38 SA00002V810
S IC N10M-GE1-S-U2(H) BGA 533P C38

VRAM
Int.KBD DDR2/512MB
SA00002MF00 (14")
page39
SATA HDD S IC D2 64M16/500 HYB18T1G161C2F-20

BIOS page40
Connector page34 SA00002UH00 (15.6")
Touch Pad S IC D2 64M16/500 H5PS1G63EFR-20L FBGA84
page39
SATA CDROM
Connector page34
4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/10/15 Deciphered Date 2008/10/15 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
MB Block Diagram
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom KIWAX_LA-5081P 0.4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, March 18, 2009 Sheet 2 of 53
A B C D E
A B C D E




DDR3 Voltage Rails SMBUS, SPI and I2C Control Table

1 1
SERIAL NEW CLK CAP Mini Mini THERMAL THERMAL
+5VS SOURCE HDMI LVDS CRT HDCP EEPROM BATT SENSOR SENSOR
CARD GEN sensor CARD1 CARD2 (VGA) (CPU)
+3VS

power
+1.5VS
+0.75V
EC_SMB_CK1
EC_SMB_DA1
KB926 X X X X X X X X X X V X X
plane

+5VALW +1.5V
+VCCP
+CPU_CORE
EC_SMB_CK2
EC_SMB_DA2
KB926 X X X X X X X V X X X V V
+B +VGA_CORE ICH_SMBCLK
+3VALW +1.8VS
ICH_SMBDAT ICH9 X X X X X V V X V V X X X
LVDS_SCL
State LVDS_SDA Cantiga
X V X X X X X X X X X X X
GMCH_CRT_CLK
GMCH_CRT_DAT Cantiga
X X V X X X X X X X X X X
HDMICLK_NB
HDMIDAT_NB Cantiga
V X X X X X X X X X X X X
2
S0
O O O O VGA_DDCCLK
VGA_DDCDATA VGA X X V X X X X X X X X X X 2



S1
O O O O VGA_LVDS_SCL
VGA_LVDS_DAT VGA X V X X X X X X X X X X X
S3 VGA_HDMI_SCL
O O O X VGA_HDMI_DAT VGA
V X X X X X X X X X X X X
S5 S4/AC
O O X X HDCP_SMB_CK1
HDCP_SMB_DA1 VGA X X X V X X X X X X X X X
S5 S4/ Battery only FSEL#SPICS#_SB
O X X X FRD#SPI_SO_SB X X X X X X X X X X X X X
SPI_CLK_SB ICH9
FWR#SPI_SI_SB
S5 S4/AC & Battery
don't exist X X X X FSEL#SPICS#
FRD#SPI_SO
SPI_CLK
FWR#SPI_SI
KB926 X X X X V X X X X X X X X

3 3




4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/10/15 Deciphered Date 2008/10/15 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
MB Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
B KIWAX_LA-5082P 0.4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, March 18, 2009 Sheet 3 of 53
A B C D E
A B C D E




VGA and DDR2 Voltage Rails (N10M) EDP at Tj = 97C*
Power Supply Rail NB9M-GS N10M-GE1-S
(V) GDDR3 DDR2 GDDR3 DDR2
NVVDD Variable 11.22A 10.87A 13.56A 13.47A
FB_DLLAVDD 1.1 25mA 25mA
power FB_PLLAVDD 1.1 10mA 10mA
plane +3VS IFPC_IOVDD 1.1 385mA 180mA
1 1

+VGA_CORE IFPD_IOVDD 1.1 385mA 180mA
+1.1VS (for 55nm) IFPE_IOVDD 1.1 385mA 180mA
+1.05VS (for 40nm) IFPF_IOVDD 1.1 385mA 180mA
+1.8VS PEX_IOVDD/Q 1.1 1550mA 1550mA
PEX_PLLVDD 1.1 165mA 65mA
State
PLLVDD 1.1 55mA 30mA
SP_PLLVDD 1.1 25mA 10mA
VID_PLLVDD 1.1 50mA 25mA
TOTAL 1.1 3.425A 2.435A

FBVDD/Q 1.8 2.24A 1.65A 2.24A 1.75A
S0 IFPA_IOVDD 1.8 50mA 50mA
O O O O
IFPB_IOVDD 1.8 50mA 50mA
S1 IFPAB_PLLVDD 1.8 100mA 75mA
O O O O
IFPCD_PLLVDD 1.8 160mA 80mA
S3 IFPEF_PLLVDD 1.8 160mA 80mA
2
O O O X 2
TOTAL 1.8 2.76A 2.17A 2.575A 2.085A
S5 S4/AC
O O X X DACA_VDD 3.3 110mA 110mA
DACB_VDD 3.3 125mA 125mA
S5 S4/ Battery only
O X X X DACC_VDD 3.3 110mA 110mA
MIOA_VDDQ 3.3 10mA 10mA
S5 S4/AC & Battery
don't exist X X X X MIOB_VDDQ 3.3 10mA 10mA
VDD33 3.3 80mA 80mA
TOTAL 3.3 0.445A 0.445A




POWER SQUENCE
The ramp time for any rail must be more than 40us




3 3




(+3VS) VDD33

PEX_VDD can ramp up any time

(1.1VS or 1.05VS) PEX_VDD
tNVVDD>=0



(+VGA_CORE) NVVDD
tNV-FB

tFBVDDQ>=0



4
(1.8VS) FBVDDQ 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/03/24 Deciphered Date 2008/04/ Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
VGA Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.4
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
KIWA5/6 LA-5081P
Date: Wednesday, March 18, 2009 Sheet 4 of 53
A B C D E
5 4 3 2 1




XDP Reserve +3VS


XDP_DBRESET# 1 2 @ 1K_0402_5%
R43
+VCCP


XDP_TDI R11 1 2 54.9_0402_1%

D XDP_TMS R14 1 2 54.9_0402_1% D

CONN@ +VCCP XDP_TDO R12 1 2 54.9_0402_1%
(8) H_A#[3..16]
JCPUA
H_A#3 J4 H1 H_ADS# @
A[3]# ADS# H_ADS# (8)




ADDR GROUP_0
ADDR GROUP_0
H_A#4 L5 E2 H_BNR#
A[4]# BNR# H_BNR# (8)
H_A#5 L4 G5 H_BPRI#
A[5]# BPRI# H_BPRI# (8)




1
H_A#6 K5 R83
H_A#7 A[6]# H_DEFER# 56_0402_5%
M3 A[7]# DEFER# H5 H_DEFER# (8)
H_A#8 N2 F21 H_DRDY# XDP_TRST# R16 1 2 54.9_0402_1%
A[8]# DRDY# H_DRDY# (8)
H_A#9 J1 E1 H_DBSY#
A[9]# DBSY# H_DBSY# (8)
H_A#10 N3 XDP_TCK R15 1 2 54.9_0402_1%




2
H_A#11 A[10]# H_BR0#
P5 A[11]# BR0# F1 H_BR0# (8)
H_A#12 P2 A[12]#




CONTROL
H_A#13 L2 D20 H_IERR#
H_A#14 A[13]# IERR# H_INIT#
P4 A[14]# INIT# B3 H_INIT# (27)
H_A#15 P1
H_A#16 A[15]# H_LOCK#
R1 A[16]# LOCK# H4 H_LOCK# (8)
H_ADSTB#0
(8) H_ADSTB#0 M1 ADSTB[0]#
C1 H_RESET#
EMC1402 SA00001Z700
RESET# H_RESET# (8)
(8) H_REQ#0
H_REQ#0
H_REQ#1
K3 REQ[0]# RS[0]# F3 H_RS#0
H_RS#1
H_RS#0 (8) +3VS
ADT7421ARMZ SA00001UN00
(8) H_REQ#1 H2 REQ[1]# RS[1]# F4 H_RS#1 (8)
H_REQ#2 K2 G3 H_RS#2 +3VS
(8) H_REQ#2 REQ[2]# RS[2]# H_RS#2 (8)
H_REQ#3 J3 G2 H_TRDY#
(8) H_REQ#3 REQ[3]# TRDY# H_TRDY# (8)




2
H_REQ#4 L1
(8) H_REQ#4 REQ[4]#
G6 H_HIT# 1 R95




0.1U_0402_16V4Z
(8) H_A#[17..35] HIT# H_HIT# (8)
H_A#17 Y2 E4 H_HITM# 10K_0402_5%
A[17]# HITM# H_HITM# (8) C89
H_A#18 U5
H_A#19 A[18]# XDP_BPM#0 U5
R3 AD4




1
A[19]# BPM[0]# 2
ADDR GROUP_1




C H_A#20 W6 AD3 XDP_BPM#1 C
H_A#21 A[20]# BPM[1]# XDP_BPM#2
U4 A[21]# BPM[2]# AD1
H_A#22 Y5 AC4 XDP_BPM#3 1 8 EC_SMB_CK2 EC_SMB_CK2 (16,36)
H_A#23 A[22]# BPM[3]# XDP_BPM#4 VDD SMCLK
U1 AC2
XDP/ITP SIGNALS




H_A#24 A[23]# PRDY# XDP_BPM#5 H_THERMDA EC_SMB_DA2
R4 A[24]# PREQ# AC1 2 DP SMDATA 7 EC_SMB_DA2 (16,36)
H_A#25 T5 AC5 XDP_TCK C95
H_A#26 A[25]# TCK XDP_TDI H_THERMDC
T3 A[26]# TDI AA6 1 2 3 DN ALERT# 6
H_A#27 W2 AB3 XDP_TDO 2200P_0402_50V7K
A[27]# TDO
H_A#28 W5 AB5 XDP_TMS 2200p change to THERM# 4 5
H_A#29 A[28]# TMS XDP_TRST# THERM# GND
Y4 A[29]# TRST# AB6 1000p for ADT7421
H_A#30 U2 C20 XDP_DBRESET# R94
A[30]# DBR# XDP_DBRESET# (28)
H_A#31 V4 +3VS 1 2
H_A#32 A[31]# 10K_0402_5% EMC1402-1-ACZL-TR_MSOP8
W3 A[32]# 2 1 +VCCP
H_A#33 AA4 A[33]# THERMAL R84 68_0402_5% Address:100_1100
H_A#34 AB2 H_PROCHOT#
A[34]# H_PROCHOT#
H_A#35 AA3 D21
H_ADSTB#1 A[35]# PROCHOT# H_THERMDA
(8) H_ADSTB#1 V1 ADSTB[1]# THERMDA A24
B25 H_THERMDC
H_A20M# THERMDC
(27) H_A20M# A6 A20M#
ICH
ICH




H_FERR# A5 C7 H_THERMTRIP#
(27) H_FERR# FERR# THERMTRIP# H_THERMTRIP# (8,27)
H_IGNNE# C4
(27) H_IGNNE# IGNNE#
H_STPCLK# D5
G990 SA00002GW00
(27) H_STPCLK# STPCLK#
H_INTR C6 H CLK APL5605 SA00001Z900
(27)
(27)
H_INTR
H_NMI
H_NMI
H_SMI#
B4
A3
LINT0
LINT1 BCLK[0] A22
A21