Text preview for : Asus F9S schematics.pdf part of asus Asus F9S schematics asus Asus F9S schematics.pdf



Back to : Asus F9S schematics.pdf | Home

A B C D E




1
F9S SCHEMATIC Revision 1.3 1




PAGE Content PAGE Content
SYSTEM PAGE REF.
47 DC & BAT IN
4 CPU-MEROM(1) 48 History(1)
5 CPU-MEROM(2) 49 History(2)
6 CPU CAP, Thermal Senor
7 CLOCK GEN._ICS9LPR363CGLF
8 NB_-965PM--CPU (1)
9 NB_-965PM--DDR2/PEG (2) POWER PAGE REF.
10 NB_-965PM--DDR2 bus (3)
2 11 NB_-965PM--POWER (4) 80_POWER_VCORE 2




www.kythuatvitinh.com
12 NB_-965PM--POWER (5) 81_POWER_SYSTEM
13 NB_-965PM--GND/Strapping (6) 82_POWER_I/O_1.5VS & 1.05VS
14 DDR2 SO-DIMM_0 83_POWER_I/O_DDR & VTT
15 DDR2 SO-DIMM_1 84_POWER_I/O_ +2.5VS
16 DDR2 ADDRESS TERMINATION 85_POWER_VGA_CORE & +1.25VO
17 LVDS & INVERTER CONN 86_POWER_+VCCFGX (Empty)
18 CRT conn. 87_POWER_SHUTDOWN#
19 MDC,HDMI conn. 88_POWER_CHARGER
20 PCI-E--MINI CARD--(2)_WWAN 89_POWER_PIC(Empty)
21 B/T,F/P& TPM 90_POWER_PROTECT
22 B TO B CONN(M) 91_POWER_LOAD SWITCH
3 23 HDD & CD-ROM CONN 92_POWER_PROTECT 3

24 USB PORT 93_POWER_SIGNAL
25 SB_-ICH8M--(1)-CPU,IDE,AUDIO 94_POWER_FLOWCHART
26 SB_-ICH8M--(2)-PCI,PCI-E,USB
27 SB_-ICH8M--(3)-GPIO
28 SB_-ICH8M--(4)-PWR/GND
29 PCI-E--LAN_RTL8101E
30 EMPTY
31 EMPTY
32 EMPTY
33 NEWCARD
34 EC-IT8511
4
35 ISA ROM & KB 4

36 CARD READER_RST5117
37 DISCHARGE
Digitally signed by dd
38 Instant Key & Touch Pad
39 LEDs

DN: cn=dd, o=dd, ou=dd
40 NB8M-SE--PCIE (1)
41 NB8M-SE--FB (2)
42
43
NB8M-SE--VRAM (3)
NB8M-SE--RGB/LCD/ROM/GPIO(4) [email protected]
44
45
NB8M-SE--MIOB/CRYSTAL/TMDS(5)
NB8M-SE--VRAM_TERMINATOR(6) com, c=US
46 SREW HOLE
Date: 2009.11.28 07:22:0
+07'00' Title : PAGE REF.
5 5




ASUSTeK COMPUTER INC Engineer:
Size Project Name Rev
Custom F9S 1.1
Date: Thursday, February 15, 2007 Sheet 1 of 94

A B C D E
A B C D E




F9S BLOCK DIAGRAM
1 1
BATTERY
TYPE

3S1P Internal IO CON with Cable
3S2P
3S3P

SPEAKER TP CON F/P CON MDC CON BT CON INVERTER LVDS
+INT. MIC CON CON

GDDR2 16Mx16 x4 Merom
DDR2 16M*16-2.5 1.8V
CPU
2 INFINEON page42 478 page4 .... CAP page6
POWER
RESET SM_BUS
2


SEQENCE AC & BAT CON




www.kythuatvitinh.com
HOST BUS
LVDS & INV
CON page19 NB8M-SE PCI-E DDR2 533/667 RTC
DDR2 SDRAM 533/667MHz DDR
CRT CON G3-64 X8 SODIMM X2
.... CAP/RES
page20 page40
965PM +1.8V
+0.9VS
page25

page8 page14,15

HDMI CONN SPDIF IN THERMAL
page21 from CODEC
DMI SENSOR(MAX6657)/
3 X2 FAN CON. 3



USB2.0 page6
USB
PCI EXPRESS X1
page24
PATA BUS ICH8-M
SATA BUS USB2.0
USB X1
B/T
page21 page25 ACZ
ODD MDC
SATA HDD GigaLAN MINI CARD
page23 CON RTL8111B NEWCARD
page23 WLAN
Camera page19
page33 page20
page29
page17
4 TPM LPC, 33MHz 4

Conn.
page21
F/P
Azalia RJ11,RJ45
page21 USB x2 MINI CARD SIM CON
ALC660 CON
EC(IT8511E) WWAN(3G)

RTS5117 page34 Daughter Board
page36 AUDIO AMP
G1420

ISA INTERNAL
4 IN 1 CON CLOCK GEN.
ROM KEYBOARD
page37 HP ICS9LPR363
5 (8Mbits TSOP) 5
page7
page35 page35 Title : BLOCK DIAGRAM
ASUSTeK COMPUTER INC Engineer:
MIC AMP
MIC_IN Size Project Name Rev
MAX4490AXK Custom F9S 1.1
Date: Monday, February 05, 2007 Sheet 2 of 94

A B C D E
A B C D E




EC-IT8511 GPIO SETTING
Pin Pin Name Signal Name Type Pin Pin Name Signal Name Type
32 PWM0/GPA0 LCD_BL_PWM 48 GPH0 VSUS_ON O
33 PWM1/GPA1 FAN_PWM 54 GPH1 VSUS_GD I
1 36 PWM2/GPA2 BAT1_CNT1# I 55 GPH2 CPUPWR_GD I 1


37 PWM3/GPA3 BAT2_CNT1# 69 GPH3 PM_PWRBTN# O
38 PWM4/GPA4 CHG_LED_UP# O 70 GPH4 SUSC_EC# O
39 PWM5/GPA5 PWR_LED_UP# O 75 GPH5 SUSB_EC0# O
40 PWM6/GPA6 BATSEL_3S# O 76 GPH6 CPU_VRON O SM_BUS ADDRESS :
43 PWM7/GPA7 LCD_BACKOFF# O 105 GPH7 PM_RSMRST# O SM-Bus Device SM-Bus Address
153 RXD/GPB0 NUM_LED O 148 GPI0 ICH8_PWROK O Clock Generator 1101001x ( D2 )
154 TXD/GPB1 CAP_LED O 149 GPI1 ALL_SYS_PWRGD I SO-DIMM 0 1010000x ( A0 )
162 GPB2 SCRL_LED O 152 GPI2 BAT1_CNT2# O SO-DIMM 1 1010001x ( A2 )
163 SMCLK0/GPB3 SMB0_CLK O 155 GPI3 CHG_EN# O Thermal Sensor( MAX6657) 1001100x ( 98 )
164 SMDAT0GPB4 SMB0_DAT I/0 156 GPI4 PRECHG O VGA Thermal IC(G781-1) 1001101x ( 9A )
5 GA20/GPB5 A20GATE O 168 GPI5 EC_CLK_EN O
2 6 KBRST#/GPB6 RCIN# O 174 GPI6 BAT_LEARN O 2




www.kythuatvitinh.com
165 GPB7 THRO_CPU O
47 CLKOUT/GPC0 N/A
169 SMCLK1/GPC1 SMB1_CLK O ICH8M_GPIO
170 SMDAT1/GPC2 SMB1_DAT I/0
171 GPC3 PWRLIMIT# O
Pin. Default _ RST# Use As Signal Name Power Mux Pin Default _ RST#
Use As Signal Name Power Mux
GPIO 00 i GPI PM_BMBUSY# +3VS BM_BUSY# GPIO 39 i GPI PCB_ID2 +3VS SDATAOUT0
172 TMRI0/WUI2/GPC4 ACIN_OC# I
GPIO 01 i 0 GPI BT_DET# +3VS TACH1 GPIO [40:43]Nat. Native USB_OC[4:1]# +3VSUS OC[4:1]#
175 GPC5 OP_SD# O
176 TMRI1/WUI3/GPC6 BAT_IN_OC# I
GPIO [5:2] i H-Z GPI PCI_INT[H:E]# +3VS PIRQ[H:E]# GPIO [47:44]n/a N/A N/A N/A No implement

GPIO 06 i 0 GPO BIOS_REC_?_(TP) +3VS TACH2 GPIO 48 i 1 Native +3VS SDATAOUT1
1 CK32KOUT/GPC7 EC_IDE_RST# O
GPIO 07 i 0 GPO 802_LED_EN +3VS TACH3 GPIO 49 Nat. Native H_PWRGD +VCORE CPUPWRGD
26 RI1#/WUI0/GPD0 SUSB# I
GPIO 08 i GPI EXTSMI# +3VSUS N/A GPIO 50 Nat. Native PCI_REQ1# +5VS REQ1#
29 RI2#/WUI1/GPD1 SUSC# I
30 LPCRST#/WUI4//GPD2 BUF_PLT_RST# I
GPIO 09 i H-Z GPO LAN_WOL_EN_?_(TP) +3VSUS WOL_EN GPIO 51 Nat.1 Native PCI_GNT1# +3VS GNT1#

i H-Z GPO ALERT# REQ2#
3 3

31 ECSCI#/GPD3 EXT_SCI# O
GPIO 10 RST#_NEWCARD +3VSUS GPIO 52 Nat. Native PCI_REQ2# +5VS
41 GPD4 RF_ON_SW# O
GPIO 11 Nat.H-Z Native SMB_ALERT# +3VSUS SMBALERT# GPIO 53 Nat.1 Native PCI_GNT2# +3VS GNT2#

GPIO 12 i GPI KBC_SCI# +3VSUS GLAN_DOCK# GPIO 54 Nat. Native PCI_REQ3# +5VS REQ3#
42 GINT/GPD5 PM_SLP_M# O
GPIO 13 Nat. GPI N/A +3VSUS ENERGY_DETECT GPIO 55 Nat.1 Native PCI_GNT3# +3VS GNT3#
62 TACH0/GPD6 FAN0_TACH
63 TACH1/GPD7 COLOREN# I
GPIO 14 i H-Z GPI N/A +3VSUS NETDETECT

GPIO 15 Nat.1 Native STP_PCI# +3VSUS STP_PCI# , No-GPIO, in Mobile
87 ADC4/GPE0 BLUETOOTH# I
GPIO 16 Nat.0 Native PM_DPRSLPVR +3VS DPRSLPVR
88 ADC5/GPE1 INTERNET# I
GPIO 17 i 1 GPO WLAN_ON# +3VS TACH0
89 ADC6/GPE2 MARATHON# I
90 ADC7/GPE3 DISTP# I
GPIO 18 O freq GPO N/A +3VS N/A
1K
GPIO 19 i GPO CPU_SELECT +3VS SATA1GP
2 PWRSW/GPE4 PWR_SW# I
GPIO 20 O 1 GPO BT_LED_EN +3VS N/A
44 WUI5/GPE5 BAT2_IN_OC# I
GPIO 21 i GPI CPPE#_DET +3VS SATA0GP
24 LPCPD#/WUI6/GPE6 WLAN_SW# I
4
GPIO 22 i GPI N/A +3VS SCLOCK 4
25 CLKRUN#/WUI7/GPE7 ME_ALERT#
GPIO 23 Nat. Native N/A +3VS LDRQ1#
110 PS2CLK0/GPF0 NC/PS2CLK0 O
111 PS2DAT0/GPF1 NC/PS2DAT0 I/0
GPIO 24 O H-Z GPO MSK_PCIRST +3VSUS CLGPIO0(MEM_LED), Not Cleared by CF9h RST event.

GPIO 25 Nat.1 Native STP_CPU# +3VS STP_CPU# , No-GPIO, in Mobile
114 PS2CLK1/GPF2 DVD/CD_ON# I
GPIO 26 Nat. GPO CPPE_EN +3VSUS S4_STATE#
115 PS2DAT1/GPF3 TV_ON# I
GPIO 27 O 0 GPO BT_ON# +3VSUS QRT_STATE0
116 PS2CLK2/GPF4 TP_CLK O
GPIO 28 O 0 GPO CB_SD#_?_(TP) +3VSUS QRT_STATE1
117 PS2DAT2/GPF5 TP_DAT I/0
GPIO 29 Nat. Native USB_OC#5 +3VSUS OC5#
118 PS2CLK3/GPF6 SLOT_ON# ?? I
GPIO 30 Nat. Native USB_OC#6 +3VSUS OC6#
119 PS2DAT3/GPF7 INSTANT_ON# I
GPIO 31 Nat. Native USB_OC#7 +3VSUS OC7#
113 FA16/GPG0 FA16_SWAP O
GPIO 32 O 0 Native PM_CLKRUN# +3VS CLKRUN# , No-GPIO, in Mobile
112 FA17/GPG1 FA17 O
GPIO 33 O 1 GPO N/A +3VS HDA_DOCK_EN#
104 FA18/GPG2 FA18 O
5 GPIO 34 O 0 GPO N/A +3VS HDA_DOCK_RST# 5

103 FA19/GPG3 FA19 BAT2_IN_OC# O
GPIO 35 O 0 GPO SATACLKREQ#_?_(TP) +3VS SATACLKREQ#
3 FA20/GPG4 LID_EC# I
GPIO 36 i GPO EMAIL_LED#_?_(TP) +3VS SATA2GP Title : Schematic Info.
4 FA21/GPG5 BAT2_IN_OC# I Engineer:
GPIO 37 i 0 GPI PCB_ID0 +3VS SATA3GP ASUSTeK COMPUTER INC
27 LPC80HL/GPG6 PMTHERM# O Size Project Name Rev
SLOAD
28 LPC80LL/GPG7 AC_APR_UC# I
GPIO 38 i GPI PCB_ID1 +3VS Custom F9S 1.1
Date: Monday, February 05, 2007 Sheet 3 of 94

A B C D E
5 4 3 2 1




H_D#[63:0]
8 H_D#[63:0]
D T0419 D
T0420




1
1
8 H_A#[16:3]
U0401A U0401B
H_A#3 J4 H1 H_D#0 E22 Y22 H_D#32
A[3]# ADS# H_ADS# 8 D[0]# D[32]#




ADDR GROUP 0
ADDR GROUP 0
H_A#4 L5 E2 H_D#1 F24 AB24 H_D#33
A[4]# BNR# H_BNR# 8 D[1]# D[33]#
H_A#5 L4 G5 H_D#2 E26 V24 H_D#34
A[5]# BPRI# H_BPRI# 8 D[2]# D[34]#
H_A#6 K5 H_D#3 G22 V26 H_D#35
A[6]# D[3]# D[35]#




DATA GRP 0
H_A#7 M3 H5 H_D#4 F23 V23 H_D#36
A[7]# DEFER# H_DEFER# 8 D[4]# D[36]#
H_A#8 N2 F21 H_D#5 G25 T22 H_D#37
A[8]# DRDY# H_DRDY# 8 D[5]# D[37]#
H_A#9 J1 E1 H_D#6 E25 U25 H_D#38
A[9]# DBSY# H_DBSY# 8 D[6]# D[38]#
H_A#10 N3 H_D#7 E23 U23 H_D#39
H_A#11 A[10]# H_D#8 D[7]# D[39]# H_D#40
P5 A[11]# BR0# F1 H_BREQ#0 8 K24 D[8]# D[40]# Y25




DATA GRP 2
H_A#12 P2 +VCCP H_D#9 G24 W22 H_D#41
A[12]# D[9]# D[41]#




CONTROL
H_A#13 L2 D20 H_IERR# R0401 56Ohm H_D#10 J24 Y23 H_D#42
H_A#14 A[13]# IERR# H_D#11 D[10]# D[42]# H_D#43




www.kythuatvitinh.com
P4 A[14]# INIT# B3 H_INIT# 25 J23 D[11]# D[43]# W24
H_A#15 P1 H_D#12 H22 W25 H_D#44
8 H_ADSTB#0 A[15]# D[12]# D[44]#
H_A#16 R1 H4 H_D#13 F26 AA23 H_D#45
A[16]# LOCK# H_LOCK# 8 D[13]# D[45]#
M1 H_D#14 K22 AA24 H_D#46
ADSTB[0]# H_D#15 D[14]# D[46]# H_D#47
8 H_REQ#[4:0] RESET# C1 H_CPURST# 8 H23 D[15]# D[47]# AB25
H_REQ#0 K3 F3 H_RS#0 J26 Y26
REQ[0]# RS[0]# H_RS#0 8 8 H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 8
H_REQ#1 H2 F4 H_RS#1 H26 AA26
REQ[1]# RS[1]# H_RS#1 8 8 H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 8
H_REQ#2 K2 G3 H_RS#2 H25 U22
REQ[2]# RS[2]# H_RS#2 8 8 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 8
H_REQ#3 J3 G2
REQ[3]# TRDY# H_TRDY# 8
C H_REQ#4 L1 C
8 H_A#[35:17] REQ[4]#
G6 H_D#16 N22 AE24 H_D#48
HIT# H_HIT# 8 D[16]# D[48]#
H_A#17 Y2 E4 H_D#17 K25 AD24 H_D#49
A[17]# HITM# H_HITM# 8 D[17]# D[49]#
H_A#18 U5 H_D#18 P26 AA21 H_D#50
H_A#19 A[18]# T0424 H_D#19 D[18]# D[50]# H_D#51
R3 A[19]# BPM[0]# AD4 1 R23 D[19]# D[51]# AB22
ADDR GROUP 1
ADDR GROUP 1




H_A#20 W6 AD3 XDP_BPM#1 H_D#20 L23 AB21 H_D#52
A[20]# BPM[1]# D[20]# D[52]#




DATA GRP 1
H_A#21 U4 AD1 1 T0425 H_D#21 M24 AC26 H_D#53
A[21]# BPM[2]# D[21]# D[53]#
XDP/ITP SIGNALS




H_A#22 Y5 AC4 1 T0426 H_D#22 L22 AD20 H_D#54
H_A#23 A[22]# BPM[3]# T0427 H_D#23 D[22]# D[54]# H_D#55
U1 A[23]# PRDY# AC2 1 M23 D[23]# D[55]# AE22
H_A#24 R4 AC1 H_PREQ# H_D#24 P25 AF23 H_D#56
H_A#25 A[24]# PREQ# H_TCK H_D#25 D[24]# D[56]# H_D#57
T5 A[25]# TCK AC5 P23 D[25]# D[57]# AC25
H_A#26 T3 AA6 H_TDI H_D#26 P22 AE21 H_D#58




DATA GRP 3
H_A#27 A[26]# TDI H_TDO T0429 +VCCP H_D#27 D[26]# D[58]# H_D#59
W2 A[27]# TDO AB3 1 T24 D[27]# D[59]# AD21
H_A#28 W5 AB5 H_TMS H_D#28 R24 AC22 H_D#60
H_A#29 A[28]# TMS H_TRST# H_D#29 D[28]# D[60]# H_D#61
Y4 A[29]# TRST# AB6 L25 D[29]# D[61]# AD23




2
H_A#30 U2 C20 H_DBR# 1 T0428 H_D#30 T25 AF22 H_D#62 Comp0,2 connect with Zo=27.4 ohm,
H_A#31 A[30]# DBR# R0407 H_D#31 D[30]# D[62]# H_D#63 make trace length shorter than 0.5".
V4 A[31]# N25 D[31]# D[63]# AC23
H_A#32 W3 R1.02---ITEM28 1KOhm L26 AE25 Comp 1,3 connect with Z0=55 ohm,
A[32]# 8 H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 8
H_A#33 AA4 THERMAL 1% M26 AF24 make trace length shorter than 0.5".
A[33]# 8 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 8
H_A#34 AB2 R1.02---ITEM14 N24 AC20
8 H_DINV#1 H_DINV#3 8




1
H_A#35 A[34]# PWRLMT# DINV[1]# DINV[3]#
AA3 A[35]# PROCHOT# D21 PWRLMT# 35
V1 A24 GTL_REF AD26 R26 H_COMP0 R0403 1 2 27.4Ohm 1%
8 H_ADSTB#1 ADSTB[1]# THRMDA CPU_THERM_DA 6 GTLREF COMP[0]
T0421 1 B25 R0415 2 @ 1% 1 1KOhm C23 MISC U26 H_COMP1 R0404 1 2 54.9Ohm 1%
THRMDC CPU_THERM_DC 6 TEST1 COMP[1]




2
A6 R0416 2 @ 1% 1 1KOhm D25 AA1 H_COMP2 R0405 1 2 27.4Ohm 1%




GND
25 H_A20M# A20M# TEST2 COMP[2]
ICH
ICH




A5 C7 R0408 T0406 1 C24 Y1 H_COMP3 R0406 1 2 54.9Ohm 1%
25 H_FERR# FERR# THERMTRIP# PM_THRMTRIP# 6 TEST3 COMP[3]
C4 2KOhm 1 2 AF26
25 H_IGNNE# IGNNE# TEST4
T0423 1 1% C0402 T0407 1 AF1 E5
TEST5 DPRSTP# H_DPRSTP# 9,25,80
D5 1 0.1UF/10V T0408 1 A26 B5
25 H_STPCLK# H_DPSLP# 25




1
STPCLK# T0405 TEST6 DPSLP#
25 H_INTR C6 H CLK GND GND @ D24 H_DPWR# 8
LINT0 DPWR#
B 25 H_NMI B4 LINT1 BCLK[0] A22 CLK_CPU_BCLK 7 7 CPU_BSEL0 B22 BSEL[0] PWRGOOD D6 H_PWRGD 25 B
25 H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# 7 7 CPU_BSEL1 B23 BSEL[1] SLP# D7 H_CPUSLP# 8
T0422 1 C21 AE6
7 CPU_BSEL2 BSEL[2] PSI# PM_PSI# 80
T0409 1 M4 1 Zo=55 ohm, 0.5" max 1
T0410 RSVD1 T0403 for GTLREF SOCKET478B T0402
1 N5 RSVD2 1
T0411 1 T2