Text preview for : Clevo_axioo-_M740S_M741S_M745S_M760S_M765S_M766S_M767S-6-7P-M74S9-003A.pdf part of Clevo Clevo axioo- M740S M741S M745S M760S M765S M766S M767S-6-7P-M74S9-003A Clevo Clevo_axioo-_M740S_M741S_M745S_M760S_M765S_M766S_M767S-6-7P-M74S9-003A.pdf



Back to : Clevo_axioo-_M740S_M741S_ | Home

Schematic Diagrams


Appendix B: Schematic Diagrams
This appendix has circuit diagrams of the M740S/M741S/M745S/M760S/M765S/M766S/M767S notebook's PCB's.
The following table indicates where to find the appropriate schematic diagram.

Diagram - Page Diagram - Page Diagram - Page Table B - 1
Schematic
System Block Diagram - Page B - 2 968 PCIE, LAN, GPIO 2/4 - Page B - 16 AC-IN, Charger - Page B - 30
Diagrams
Penryn (Socket-P) 1/2 - Page B - 3 968 USB SATA 3/4 - Page B - 17 VCORE - Page B - 31




B.Schematic Diagrams
Penryn (Socket-P) 2/2 - Page B - 4 968 PWR, GND 4/4 - Page B - 18 VDD3, VDD5) - Page B - 32

SiSM672 Host, PCIE 1/5 - Page B - 5 Clock Generator & Clock Buffer - Page B - 19 1.05VS, 1.2V, 1.5V - Page B - 33

SiSM672 DRAM 2/5 - Page B - 6 PHY Realtek 8201CL - Page B - 20 1.8V, 0.9VS - Page B - 34

SiSM672 MuTIOL VGA 3/5 - Page B - 7 KBC ITE8512E - Page B - 21 Click BD, Finger BD for M76 - Page B - 35

SiSM672 PWR 4/5 - Page B - 8 ENE MR510, Card Reader - Page B - 22 Multi Function Board - Page B - 36

SiSM672 GND 5/5 - Page B - 9 Audio Codec ALC662 - Page B - 23 Audio Board - Page B - 37

DDRII SO-DIMM - 1 - Page B - 10 Audio AMP - Page B - 24 Power Switch Board for M74 - Page B - 38
Version Note
DDRII SO-DIMM - 2 - Page B - 11 SATA HDD, PWR, LID - Page B - 25 External ODD Board for M76 - Page B - 39
The schematic dia-
grams in this chapter
SiS307ELV - Page B - 12 Multi I/O, ODD, 3G, Click BD for M74 - Page B - 26 Power Switch Board for M76 - Page B - 40
are based upon ver-
Panel, CRT - Page B - 13 New Card, Mini PCIE, USB - Page B - 27 sion 6-7P-M74S9-
003A. If your main-
Inverter, Bluetooth, Fan - Page B - 14 LED, PC Beep, TP, FP - Page B - 28 board (or other boards)
are a later version,
968 PCI, IDE, MuTIOL, SPI 1/4 - Page B - 15 System/Ext-VGA Power - Page B - 29 please check with the
Service Center for up-
dated diagrams (if re-
quired).




B - 1
Schematic Diagrams

System Block Diagram


A C- IN ,CH AR GE R CLEVO M740S System Block Diagram SY STE M PO WE R, GPU C OR E


14.318 MHz
+V COR E
M UL TI I/ O BO AR D C ol ck Ge ne rat or
S PK _R, R J- 11 I CS 9LP R6 00 I nt el P en ryn Memory Termination
M OD EM, C CD 56pins TSSOP
1 7.1 *8.1 *1 .2 mm
P ROC ES SO R VD D3, VD D5 ,3 .3 V,5 V
M7 6S U 479 pin s socket P D DR II
S O- DI MM 0
A ud io Bo ar d EX TE RNA L VGA 1. 05V S, 1. 5V ,1 .2V
B.Schematic Diagrams




3 5*35 *2 .7 mm
U SB , S PD IF , M IC I N N V 940 0M -GS D DR II
H EA DPH ON E 53 3 bal ls BG A S O- DI MM 1
2 3* 23* 2. 5mm
FS B 1. 8V, 0. 9V S
Sheet 1 of 48 LCD C ON NEC TO R,
INV ER TE R LV DS (T V)
667/800 MHz Clo ck B uff er
ICS 9P 93 5

System Block Si S30 7E LV
169 s
ball BGA
NO RT H BR ID GE
2 s SOP
8pin S
17. 1*8. 1*1.2 mm


Diagram
CLICK BOARD
13*1 3*1.7 mm
TO UC H PAD S iS M6 72 533/667(/800) MHz SPDIF MIC HP
Sy na pt ic RJ-11
OUT IN OUT
810602-1703 CRT 852balls TEBGA
3 5*35 *2 .4 mm

A ZA LI A
32.768 KHz Az ali a Co dec AUD IO A MP
M DC
EC Re al te k ANPAC
S PI Mu TI OL 1 G M OD UL E AL C6 62 APA2056A
IT E 851 2E 48pin LQ
s FP 24pin TS
s SOP
128pin LQ
s FP INT SPK
M DC CO N 9*9 *1 .6m m 9.8 *6 .4 *1 .2 mm
14 *1 4*1. 6mm LP C 33 MHz
S OU TH B RI DGE
A ZA LI A LI NK 24 MHz INT MIC

Si S9 68 P CI B US 33 MHz
INT . K/ B EC S MB US
570balls mBGA
P CI E 100 MHz
TH ERM AL S MA RT SM AR T 27 *2 7*2. 5mm
SE NSO R F AN BA TT ERY G MA C
32.768KHz
F7 538 3M
CA RD RE AD ER
10 /1 00 M P HY N ew Ca rd M in i P CI E EnE MR510 24.576
R TL 82 01C L SOC KE T S OCK ET MHz
SA TA I/ II 3 .0 Gb /s U SB 2. 0 128-pin LQFP
48 pi ns LQ FP (US B0 ) ( USB 1)
14 *1 4*1. 4mm
PA TA -13 3 480 Mbps 9*9*1. 7mm


2 MH
5 z
FINGER PRINTER BOARD
3 G CAR D USB & Phone
S AT A H DD , OD D CC D Jac B'
k d USB 2 M IN I P CI E 7 IN1
L ID ( US B7) Bl ue too th (U SB 5) (U SB 3)
F in ger Pr in t SO CKE T
US B6 U SB4 GO LAN
RJ-45
(Optional) 12 MHz
(Optional)




B - 2 System Block Diagram
Schematic Diagrams

Penryn (Socket-P) 1/2

4 H _ A # [ 35 : 3 ] JS K T 1 A J S K T 1B
H_ A # 3 J4 H1
A [3 ]# AD S# H_ A D S # 4 4 H _D # [ 63 : 0 ] H _ D # [ 63 : 0 ] 4
H_ A # 4 L5 E2 H_ D# 0 E2 2 Y 22 H_ D# 3 2




G
AD
A [4 ]# B NR # H_ B N R# 4 D[0 ]# D [ 32 ] #




ROUP_0
H_ A # 5 L4 G5 H_ D# 1 F24 AB2 4 H_ D# 3 3
A [5 ]# B P R I# H_ B P R I# 4 D[1 ]# D [ 33 ] #




DR
H_ A # 6 K5 H_ D# 2 E2 6 V2 4 H_ D# 3 4
H_ A # 7 M3 A [6 ]# H5 H_ D# 3 G2 2 D[2 ]# D [ 34 ] # V2 6 H_ D# 3 5




DATA GR 0
A [7 ]# DE F E R # H_ D E F E R# 4 D[3 ]# D [ 35 ] #




DA GRP 2
H_ A # 8 N2 F 21 H_ D RDY # 4 H_ D# 4 F23 V2 3 H_ D# 3 6
H_ A # 9 J1 A [8 ]# DR DY # E1 H_ D# 5 G2 5 D[4 ]# D [ 36 ] # T22 H_ D# 3 7
H_ A # 1 0 N3 A [9 ]# DB S Y # H_ D B S Y # 4 H_ D# 6 E2 5 D[5 ]# D [ 37 ] # U 25 H_ D# 3 8
H_ A # 1 1 P5 A [1 0 ]# F1 H _ B R 0# H_ D# 7 E2 3 D[6 ]# D [ 38 ] # U 23 H_ D# 3 9
A [1 1 ]# B R0 # H _ B R 0# 4 D[7 ]# D [ 39 ] #




TA
H_ A # 1 2 P2 H_ D# 8 K2 4 Y 25 H_ D# 4 0




P
A [1 2 ]# D[8 ]# D [ 40 ] #
H_ A # 1 3 L2 D2 0 H_ IE R R# H_ D# 9 G2 4 W22 H_ D# 4 1




NTROL
H_ A # 1 4 P4 A [1 3 ]# IE RR # B3 H _ I N I T# H_ D# 1 0 J24 D[9 ]# D [ 41 ] # Y 23 H_ D# 4 2
A [1 4 ]# IN IT # H _ I N I T# 2 2 D[1 0 ]# D [ 42 ] #
H_ A # 1 5 P1 H_ D# 1 1 J23 W24 H_ D# 4 3


Sheet 2 of 48
H_ A # 1 6 R1 A [1 5 ]# H4 H_ D# 1 2 H2 2 D[1 1 ]# D [ 43 ] # W25 H_ D# 4 4
A [1 6 ]# L OC K # H _ L OC K # 4 D[1 2 ]# D [ 44 ] #




CO
4 H _ A D S TB # 0 M1 H_ D# 1 3 F26 AA2 3 H_ D# 4 5
A D S T B [ 0] # C1 H _ C P U R S T# H _ D #1 4 K2 2 D[1 3 ]# D [ 45 ] # AA2 4 H_ D# 4 6
4 H _ R E Q# [ 4 : 0 ] R ESET# H _ C P U R S T# 4 D[1 4 ]# D [ 46 ] #
H _R E Q# 0 K3 F3 H _ R S #0 4 H_ D# 1 5 H2 3 AB2 5 H_ D# 4 7

Penryn (Socket-P)
H _R E Q# 1 H2 R E Q[ 0 ] # R S [0 ]# F4 J26 D[1 5 ]# D [ 47 ] # Y 26
R E Q[ 1 ] # R S [1 ]# H _ R S #1 4 4 H _ D S TB N # 0 D S T B N [ 0] # DS T B N[2 ]# H _ DS T B N# 2 4
H _R E Q# 2 K2 G3 H _ R S #2 4 4 H_ DS T B P # 0 H2 6 AA2 6 H _ DS T B P # 2 4
H _R E Q# 3 J3 R E Q[ 2 ] # R S [2 ]# G2 H2 5 DS T B P [0 ]# DS T B P [2 ]# U 22
H _R E Q# 4 L1 R E Q[ 3 ] # TR D Y # H_ T RD Y # 4 4 H_ DIN V # 0 DIN V [0 ]# D INV [2 ]# H _ D I N V #2 4


1/2
R E Q[ 4 ] # G6
4 H _A # [ 3 5 : 3] H _A #1 7 Y2 H IT # E4 H _ H I T# 4 4 H _D # [ 63 : 0 ] H_ D# 1 6 N2 2 AE2 4 H_ D# 4 8 H _ D # [ 63 : 0 ] 4
A [1 7 ]# H I TM # H _ H I TM # 4 D[1 6 ]# D [ 48 ] #
H _A #1 8 U5 H_ D# 1 7 K2 5 A D 24 H_ D# 4 9
H _A #1 9 R3 A [1 8 ]# A D4 H_ B P M 0 # R 1 00 51 _ 1 %_ 0 4 H_ D# 1 8 P2 6 D[1 7 ]# D [ 49 ] # AA2 1 H_ D# 5 0
A [1 9 ]# B P M [0 ]# 1 . 05 V S D[1 8 ]# D [ 50 ] #
H _A #2 0 W6 A D3 H_ B P M 1 # R 1 01 51 _ 1 %_ 0 4 H_ D# 1 9 R2 3 AB2 2 H_ D# 5 1

GRO
ADDR
H _A #2 1 U4 A [2 0 ]# B P M [1 ]# A D1 H_ B P M 2 # R 66 51 _ 1 %_ 0 4 H_ D# 2 0 L23 D[1 9 ]# D [ 51 ] # AB2 1 H_ D# 5 2




B.Schematic Diagrams
A [2 1 ]# B P M [2 ]# D[2 0 ]# D [ 52 ] #
H _A #2 2 Y5 A C4 H_ B P M 3 # R 92 51 _ 1 %_ 0 4 H_ D# 2 1 M2 4 A C 26 H_ D# 5 3




DATA GR 1
UP_1
H _A #2 3 U1 A [2 2 ]# B P M [3 ]# A C2 H_ P R DY # R 88 56 _ 1 %_ 0 4 H_ D# 2 2 L22 D[2 1 ]# D [ 53 ] # A D 20 H_ D# 5 4




DA GRP 3
LS
A [2 3 ]# P R DY # D[2 2 ]# D [ 54 ] #
H _A #2 4 R4 A C1 H _ P R E Q# H_ D# 2 3 M2 3 AE2 2 H_ D# 5 5

XDP/ITP SIGNA
H _A #2 5 T5 A [2 4 ]# P RE Q # A C5 H_ T CK H_ D# 2 4 P2 5 D[2 3 ]# D [ 55 ] # AF2 3 H_ D# 5 6
A [2 5 ]# T CK D[2 4 ]# D [ 56 ] #
H _A #2 6 T3 AA6 H_ T DI H_ D# 2 5 P2 3 A C 25 H_ D# 5 7
A [2 6 ]# T DI D[2 5 ]# D [ 57 ] #




TA
H _A #2 7 W2 AB3 H_ T DO R 80 54 . 9 _ 1% _ 0 4 H_ D# 2 6 P2 2 AE2 1 H_ D# 5 8




P
A [2 7 ]# T DO 1 . 05 V S D[2 6 ]# D [ 58 ] #
H _A #2 8 W5 AB5 H _ T MS H_ D# 2 7 T24 A D 21 H_ D# 5 9
H _A #2 9 Y4 A [2 8 ]# T MS AB6 H_ T RS T # H_ D# 2 8 R2 4 D[2 7 ]# D [ 59 ] # A C 22 H_ D# 6 0
H _A #3 0 U2 A [2 9 ]# TR S T # C2 0 H_ D B R# H_ D# 2 9 L25 D[2 8 ]# D [ 60 ] # A D 23 H_ D# 6 1
H _A #3 1 V4 A [3 0 ]# DB R # H_ D# 3 0 T25 D[2 9 ]# D [ 61 ] # AF2 2 H_ D# 6 2
H _A #3 2 W3 A [3 1 ]# H_ D# 3 1 N2 5 D[3 0 ]# D [ 62 ] # A C 23 H_ D# 6 3
A [3 2 ]# D[3 1 ]# D [ 63 ] #
H _A #3 3 AA4 THERMAL L26 AE2 5
H _A #3 4 AB2 A [3 3 ]# 4 H _ D S TB N # 1 M2 6 D S T B N [ 1] # DS T B N[3 ]# AF2 4 H _ DS T B N# 3 4
A [3 4 ]# 4 H_ DS T B P # 1 DS T B P [1 ]# DS T B P [3 ]# H _ DS T B P # 3 4
H _A #3 5 AA3 D2 1 H _ P R OC H OT # N2 4 A C 20
V1 A [3 5 ]# P R O C H OT # A 24 H _ T H E R MD A H _P R OC H O T# 2 2 4 H_ DIN V # 1 DIN V [1 ]# D INV [3 ]# H _ D I N V #3 4
4 H _A D S T B # 1 A D S T B [ 1] # T HE RM DA
B 25 H _ T H E R MD C A D2 6 R 26 C OM P 0
H _ A 2 0 M# A6 T H E RM DC R4 5 8 * 1 K _0 4 Z0210 C2 3 GT L R E F CO MP [ 0 ] U 26 C OM P 1
2 2 H _ A 20 M # A 2 0 M# T E S T1 M ISC CO MP [ 1 ]
H_ F E R R# A5 C7 H _ T H R MT R I P # R1 2 6 * 1 K _0 4 Z0211 D2 5 AA1 C OM P 2
ICH




2 2 H_ F E RR # F ER R# T H E R MT R I P # H _ TH R M TR I P # 22 T E S T2 CO MP [ 2 ] If u se d M6 72
H _ I GN N E # C4 Z0212 C2 4 Y 1 C OM P 3
2 2 H _ I GN N E # IG NN E # T E S T3 CO MP [ 3 ]
H_ S T P CL K # D5
C 5 5 4 * . 1 U _ 1 0V _ X 7 R _ 04 Z 0 2 1 3
Z0214
AF2 6
AF1 T E S T4 E5
H _ D P R S TP # 6 , 3 7 th an d el R 3
22 H _S T P C LK # S T P C LK # T E S T5 D P RS T P # H _ DP S L P # 6
2 2 H _ INT R H_ INT R C6 HCLK Z0215 A2 6 B5 H_ DP S L P #
H_ NM I B4 L INT 0 A 22 Z0216 C 3 T E S T6 DP S L P # D 24 H _ D P W R #_ R R 12 0 *0 _ 0 4
2 2 H_ NM I H_ S M I# A3 L INT 1 B C L K [ 0] A 21 H _C LK _C P U 2 5 C P U_ B S E L 0 B2 2 T E S T7 D P W R# D 6 H_ P W RG D H_ DP W R # 4
2 2 H _ S MI # S M I# B C L K [ 1] H _C LK _C P U # 2 5 25 C P U _ B S E L 0 B S E L [0 ] P W R G OOD H _ P W RG D 4
C P U_ B S E L 1 B2 3 D 7 H _ C P U S LP #
Z 02 0 1 M4 25 C P U _ B S E L 1 C P U_ B S E L 2 C2 1 B S E L [1 ] SL P# AE6 P S I# H _ C P U S LP # 2 2
R S V D[0 1 ] 25 C P U _ B S E L 2 B S E L [2 ] P S I# P S I# 3 7
Z 02 0 2 N5
Z 02 0 3 T2 R S V D[0 2 ] C P U _ GT L R E F P e n ry n
R S V D[0 3 ] Layout Note:
Z 02 0 4 V3
Z 02 0 5 B2 R S V D[0 4 ] R 40 7 1 K _ 1% _ 0 4
RESERV