Text preview for : sda4331x.pdf part of infineon sda4331x survey



Back to : sda4331x.pdf | Home

PLL with I2C Bus for AM/FM Receivers

SDA 4331X

1 1.1 · · · · ·

Overview Features

155 MHz FM and 40 MHz AM input frequency 30 mVeff AM and 50 mVeff FM sensitivity Additional open drain ports controlled by I2C Bus 2-pin quartz oscillator Fast phase detector with short anti-backlash pulses P-DSO-24-1 and polarity reversal · Charge pump current programmable in four steps up to 4.5 mA · Frequency resolution of 1, 5 and 10 kHz AM and 12.5, 25 and 50 kHz FM · P-DSO-24 package

Type SDA 4331X 1.2 Application

Ordering Code Q67100-H5139

Package P-DSO-24-1

The SDA 4331X provides separated input and output ports for AM and FM and is well suited for extremely fast loop settling times in the FM mode.

Semiconductor Group

1

04.96

SDA 4331X

1.3

Pin Configuration (top view)

P-DSO-24-1

Figure 1

Semiconductor Group

2

04.96

SDA 4331X

1.4

Pin Definitions and Functions Input (I) Output (O) I I/O I Function Supply voltage digital (5 V) Clock I2C Bus Data I2C Bus Address selection, sets the LSB of the IC-address 10 V open drain output, controlled via I2C Bus 10 V open drain output, indicating the operation mode (H = AM) Input for the FM signal from VCO Ground analog I Input for the AM signal from VCO

Pin No. Symbol 1 2 3 4 5 6...9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

VDD1
SCL SDA A0 N.C. SA1 ... SA4 O AM/FM FMIN GNDAN AMIN N.C. N.C. O I

IREF
PDFM PDAM PDFMA PDAMA

I O O O O

Reference current, setting the base current level for the charge pumps FM charge pump output AM charge pump output Source follower output FM Source follower output AM Supply voltage digital for charge pump and source followers (up to 10 V)

VDD2
OSCFB OSCIN GND I/O I

Oscillator feedback, quartz terminal Oscillator input, quartz terminal, optionally input for external reference Ground digital

Semiconductor Group

3

04.96

SDA 4331X

1.5

Functional Block Diagram

Figure 2 Block Diagram
Semiconductor Group 4 04.96

SDA 4331X

2

Functional Description

The SDA 4331X is a radio PLL controlled via I2C Bus for frequency synthesis in the AM and FM range. 3 Circuit Description

The reference frequency for the PLL is derived from the quartz oscillator OSC1). The R-prescaler can be adapted to quartz frequencies of 4, 8 or 10.25 MHz, respectively, yielding an internal 50 kHz reference. Programming the R-counter sets the phase detector reference frequency to 1, 5 or 10 kHz in the AM mode or to 12.5, 25 or 50 kHz in the FM mode. The VCO frequency is set by programming the A/N-counter which operates as dual-modulus counter for FM and AM using a divide by 4/5 swallow counter. The phase detector drives two different charge pumps for AM and FM mode. Additional source followers are connected to the charge pump. There are four programmable current levels for each charge pump. The supply voltage for the charge pump and the source followers is supplied via the VDD2 pin and can reach 10 V maximum. AM/FM is an open drain output as well as the additional outputs SA1 ... SA4 which are controlled by I2C Bus. The I2C Bus interface provides slave receiver functions. There are two addresses selected by the A0 pin. The I2C-protocol (see diagram 1) contains one string for programming all counters and functions. The transfer may be stopped optionally after each word if the remaining functions are not to be altered. After power ON all control signals are undefined, so that the complete write sequence must be executed.

1)

Pv = 2 × R1 ( × fQ × (CO + CL) × VDD)2 R1 ... Series resistance of the quartz fQ ... Quartz frequency CO ... Parallel capacitance of the quartz CL ... Load capacitance, including input capacitance of the IC

The power dissipation of the quartz is given by:

Semiconductor Group

5

04.96

SDA 4331X

4 4.1

Electrical Characteristics Absolute Maximum Ratings Symbol Limit Values min. max. 6 10.5 10 t.b.d. ­ 40 ­1 125 10.5 1 V V mW mW °C V kV ­ 0.3 ­ 0.3 ­ 0.3 Unit Remarks

TA = ­ 25 °C to 85 °C
Parameter Supply voltage

VDD1 Supply voltage VDD2 Input voltage VIN Power dissipation per output PQ Power dissipation Ptot Storage temperature TS Output voltage SA1 ... SA4, AM/FM VQH ESD voltage (HBM: 1.5 k, 100 pF) VESD

VDD1 + 0.3 V

Note: Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.
4.2 Operational Range Symbol min. Supply voltage Supply voltage Supply current Supply current1) Ambient temperature Output voltage SA1 ... SA4, AM/FM
1)

Parameter

Limit Values typ. 5 4 ­ 25 max. 5.5 10.3 10 0.5 + 85 4.5 9

Unit V V mA mA °C V

VDD1 VDD2 IDD1 IDD2 TA VQH

VDD2

Measurement conditions: No load on pins 17 ... 20.

Note: In the operating range the functions given in the circuit description are fulfilled.

Semiconductor Group

6

04.96

SDA 4331X

4.3

AC/DC Characteristics Symbol Limit Values min. typ. max. Unit Test Condition

Parameter

Input AMIN Input voltage (sine wave) Input capacitance Input current Input FMIN Input voltage (sine wave) Input capacitance Input current Input OSCIN Input voltage (sine wave)

VIN C IIN

30 4 ­ 50 50

mVeff VDD1 = 4.5 V 0.5 MHz < fIN < 40 MHz pF µA 0 VIN VDD1

VIN
50 120

VDD1 = 4.5 V mVeff 20 MHz < fIN < 120 MHz mVeff 10 MHz < fIN < 155 MHz
4 pF µA 0 VIN VDD1 100

C IIN

­ 100

VIN
100 150 200

VDD1 = 4.5 V mVeff fIN = 4 MHz mVeff fIN = 8 MHz mVeff fIN = 10.25 MHz
10 pF µA 0 VQ VDD1 30

Input capacitance Input current Input/Output SDA H-input voltage L-input voltage L-output voltage Input leakage current Input capacitance

C IIN

­ 30

VIH VIL VQL ILeakage C

0.7 ×

VDD1

V

VDD1
0 0.3 × V

VDD1
0.4 ­ 10 10 10 V µA pF

IQL = 3 mA, VDD1 = 5 V, CL = 400 pF 0 VIN VDD1

Semiconductor Group

7

04.96

SDA 4331X

4.3

AC/DC Characteristics (cont'd) Symbol Limit Values min. typ. max. Unit Test Condition

Parameter

Inputs SCL, A0 H-input voltage L-input voltage Input leakage current Input capacitance

VIH VIL ILeakage C

0.7 ×

VDD1

V

VDD1
0 ­ 10 0.3 × V

VDD1
10 10 µA pF 0 VIN VDD1

Outputs SA1, SA2, SA3, SA4, AM/FM (open drain outputs) L-output voltage

VQL VQL

0.4 0.1

V V

IQL = 1 mA VDD1 = 5 V IQL = 0.1 mA

Input IREF Input current Voltage at IREF Output PDFM PD current A PD current B PD current C PD current D Output PDAM PD current A PD current B PD current C PD current D

IIN VIREF

t.b.d. 100 1.2

t.b.d. µA V

IIN = 100 µA

IQ IQ IQ IQ

± 4.5 ±3 ± 1.5 ± 150

mA mA mA µA

VPD = 4 V

IQ IQ IQ IQ

± 450 ± 300 ± 150 ± 30

µA µA µA µA

VPD = 4 V

Semiconductor Group

8

04.96

SDA 4331X

4.3

AC/DC Characteristics (cont'd) Symbol Limit Values min. typ. max. Unit Test Condition

Parameter

Output PDFMA H-output voltage H-output current L-output current

VQH IQH IQL

7.5

7.7 2 5

V mA µA

10

IQH = 2 mA VPD FM = VDD2 = 9 V VPD FM = VDD2 = 9 V VPD FM = GND VQ = 4 V

Output PDAMA H-output voltage L-output current

IQH IQL

1 0.1

2.5

mA mA

VPD AM = 5 V VPD AM = GND VQ = 5 V

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at TA = 25 °C and the given supply voltage.
Table 1 Programming of Mode and Frequency Resolution AM/FM 0 0 0 1 1 1 R1 0 1 1 0 1 1 R0 1 0 1 1 0 1 Mode FM FM FM AM AM AM Frequency Resolution [MHz] 12.5 25 50 1 5 10

Semiconductor Group

9

04.96

SDA 4331X

Table 2 Programming R-prescaler RP1 0 0 1 1 RP0 0 1 0 1 Divide Ratio 1:1 1:80 1:160 1:205 Quartz Frequency [MHz] Test mode only 4 8 10.25

Table 3 Programming Phase Detector PD1 0 0 1 1 PD0 0 1 0 1 Current Level D C B A PPD 0 1 Polarity Normal Invers

Table 4 Programming Test Mode T1 0 1 T2 0 0 PD_MUX SA1 SA2 SA3 SA4 T3 Operation 0 1 Normal Test reset Controlled by I2C Bus Clk_50 kHz N_A_CLN

Semiconductor Group

10

04.96

SDA 4331X

Diagram 1: I2C Protocol
Slave-receive (Write) START 1 1 0 0 1 0 0/1 0 ACK MSB N14 N13 N12 N11 N10 N9 N8 ACK A/N-counter N7 N6 N5 N4 N3 N2 N1 LSB ACK [STOP or START]: [STOP or START] Optional STOP or START condition, after power ON AM/FM the complete sequence has to be programmed. PD1 PD0 IF SA4 SA3 SA2 SA1 ACK [STOP or START] G1 G0 F0 R1 R0 RP1 RP0 0 ACK [STOP or START] PPD T0 (= 0) T1 (= 0) T2 (= 0) T3 (= 0) X X X ACK STOP or START

Semiconductor Group

11

04.96

SDA 4331X

Figure 3 Application Circuit for AM and FM Charge Pump Output

Semiconductor Group

12

04.96

SDA 4331X

5

Package Outlines P-DSO-24-1 (Plastic Dual Small Outline Package)

Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device Semiconductor Group 13

Dimensions in mm 04.96

GPS05144