Text preview for : Sony MBX-208 - Quanta SY2 - mb_0409c.pdf part of Sony Sony MBX-208 - Quanta SY2 - mb 0409c Sony Notebook Sony MBX-208 - Quanta SY2 - mb_0409c.pdf
Back to : Sony MBX-208 - Quanta SY2 | Home
5 4 3 2 1
SY2 CPU
Atom N270/N280 CPU Thermal SensorP3 CLOCK GEN
01
BlOCK DIAGRAM 437 PIN (FCBGA)
22mm x 22mm SLG8SP513VTRP2
P3,4
D D
FSB 667/533Mhz Battery DC/DC &
Charge P32
533/400 MHZ DC In
DDRII SO-DIMM
P11
NB VGA
Single Channel
INTEL 945GSE CRT P10
998PIN (FCBGA) 1x LVDS
LCD P7
27mm x 27mm
P5,6,7,8,9
DMI x2
C USBX2 1X PCI-E LAN 10/100 C
USB CNN x2 P23
P23
P25
AR8132M RJ-45
Bluetooth
USBX1 SB 1X PCI-E
Wi-LAN
P22 P16
ICH7-M
SATA 2.5-inch HDD
USBX1 P24
Camera P7
652 BGA PATA
31mm x 31mm SSD P24
PCI 33Mhz
B B
32.768MHz P12,13,14,15
Digital Mic P7
MIC-In Jack
P21
MS-DUO CardP17 Codec
Ricoh HD Audio HP-Out Jack
R5C833 P17 ALC262 P21
SD Card P17
P19
AMP TPA2017D2 Int. Speaker
2W x2 P20
LPC 33Mhz
A A
PCU
BIOS QUANTA
Touch PAD WPCE775L COMPUTER
P22 P18 1MB FLASH
P18 Title
32.768MHz
BLOCK DIAGRAM
Size Document Number Rev
1.Level 1 Environment-related Substances Should NEVER be Used. Custom 2C
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.
SY2 MB
Date: Friday, April 10, 2009 Sheet 1 of 36
5 4 3 2 1
A B C D E
C133 27P_4 CLK_XIN_CK505 3
U20
X1
2
CPUC0 60 HCLK_CPU# (3)
2
CPUT0 61 HCLK_CPU (3)
Y3
14.318MHZ/20P/20PPM CPUC1_F 57 HCLK_MCH# (5)
4 4
58 HCLK_MCH (5)
1
CLK_XOUT_CK505 CPUT1_F
2 X2
C134 27P_4 44 53
2A: Remove R105 (0 ohm) (14) PM_STPCPU# CPU_STOP# CPUC2_ITP/SRCC8
(14) PM_STPPCI# 45 PCI_STOP# CPUT2_ITP/SRCT8 54
(11,14) PCLK_SMB_M 7 SMBCLK 27MHz_NonSS/SRCT1/SE1 24 DREFSSCLK (5)
(11,14) PDAT_SMB_M 6 SMBDAT 27MHz_SS/SRCC1/SE2 25 DREFSSCLK# (5)
R_CLKUSB_48
(14) CLKEN 63 CK_PWRGD/PD# DOTT_96/SRCT0 20 DREFCLK (5)
DOTC_96/SRCC0 21 DREFCLK# (5)
C130 *10P_4 R97 33_4 R_CLKUSB_4817
(14) CLKUSB_48 USB_48MHz/FSLA
CLK_FSA R101 2.2K_4 31 R_PCIE_REQ_SATA# R87 475/F_4
SRCT3/CR#_C PCIE_REQ_SATA# (14)
R_14M_ICH CLK_FSB 64 32 R_PCIE_REQ_MINI# R80 475/F_4
FSLB/TEST_MODE SRCC3/CR#_D PCIE_REQ_MINI# (16)
R128 33_4 R_14M_ICH 5 34
(14) 14M_ICH REF0/FSLC/TEST_SEL SRCT4 CLK_PCIE_MINI (16)
C164 *10P_4 CLK_FSC R111 10K/F_4 35
SRCC4 CLK_PCIE_MINI# (16)
VCC3_CK505 116mA 4 47
VCC3 VDDREF SRCC6 CLK_PCIE_ICH# (13)
C139 0.1u/10V_4 9 48
VDDPCI SRCT6 CLK_PCIE_ICH (13)
C137 0.1u/10V_4 16
C119 C128 0.1u/10V_4 VDD48
23 VDD SRCC7/CR#_E 50
10U/6.3V_8 C136 0.1u/10V_4 46 51
C116 0.1u/10V_4 VDDSRC SRCT7/CR#_F
62 VDDCPU
C93 0.1u/10V_4 37
3
2A: Remove R95,R106(0_4) SRCT9 CLK_PCIE_MCH (7) 3
SRCC9 38 CLK_PCIE_MCH# (7)
VCCP 19 VDD96_IO SRCT10 41 CLK_PCIE_LAN (23)
C122 0.1u/10V_4 27 42
VDDPLL3_IO SRCC10 CLK_PCIE_LAN# (23)
C115 0.1u/10V_4 33
VCCP C141 C91 0.1u/10V_4 VDDSRC_IO R_PCIE_REQ_MCH# R82 475/F_4
43 VDDSRC_IO SRCC11/CR#_G 39 PCIE_REQ_MCH# (5)
10U/6.3V_8 C92 0.1u/10V_4 52 40 R_PCIE_REQ_LAN# R85 475/F_4
VDDSRC_IO SRCT11/CR#_H PCIE_REQ_LAN# (23)
C114 0.1u/10V_4 56
R100 R103 C110 0.1u/10V_4 VDDCPU_IO
SRCT2/SATAT 28 CLK_PCIE_SATA (12)
54.9/F_4 *1K_4 29 FAE: change to 22ohm
SRCC2/SATAC CLK_PCIE_SATA# (12)
R129 22_4
PCLK_833 (17)
CLK_FSA R115 1K_4 8 R_PCLK_EC R123 22_4
MCH_BSEL0 (5) PCI0/CR#_A PCLK_EC (18)
PCI1/CR#_B 10
CLK_FSB R114 1K_4 11 TME
MCH_BSEL1 (5) PCI2/TME
1 GNDREF PCI3 12
CLK_FSC R133 1K_4 15 13 27_SEL R108 15K_4
MCH_BSEL2 (5) GNDPCI PCI4/27_Select
18 14 R_PCLK_ICH_MP R121 22_4
GND48 PCI_F5/ITP_EN PCLK_ICH (13)
22 R122 22_4
GND PCLK_MP (16)
R102 R118 26
Reserved FSB 166Mhz 0_4 GND
30 GNDSRC Thermal PAD 65
0_4 36 VCC3
GNDSRC
49 GNDSRC
2 59 55 R_PCIE_REQ_MINI# R81 15K_4 2
GNDCPU NC
R_PCIE_REQ_MCH# R83 15K_4
R_PCIE_REQ_LAN# R84 15K_4
FSC FSB FSA Spread SLG8SP513VTR
BSEL2 BSEL1 BSEL0 CPU SRC PCI REF USB DOT % TME R109 15K_4
0 0 0 266.66 100 33.33 14.318 48 96 0.5 Down
0 0 1 133.33 100 33.33 14.318 48 96 0.5 Down R_PCIE_REQ_SATA# R88 15K_4
0 1 0 200.00 100 33.33 14.318 48 96 0.5 Down
27 Select R_PCLK_ICH_MP R107 15K_4
0 1 1 166.66 100 33.33 14.318 48 96 0.5 Down PIN 20/21 PIN 24/25
PIN13
1 0 0 333.33 100 33.33 14.318 48 96 0.5 Down
ITP_EN(PIN14) PIN53/54
1 0 1 100.00 100 33.33 14.318 48 96 0.5 Down * 0 DOT_96 / DOT_96# LCDCLK / LCDCLK#
1 1 0 0.5 Down
* 0 SRC8#/SRC8
400.00 100 33.33 14.318 48 96
1 SRC_0 / SRC_0# 27M / 27M_SS 1 ITP/ITP#
1 1 1 RESERVED
1 1
QUANTA
1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.
Title
COMPUTER
CLKGEN
Size Document Number Rev
Custom 2C
SY2 MB
Date: Friday, April 10, 2009 Sheet 2 of 36
A B C D E
5 4 3 2 1
(5) H_D#[63..0] H_D#[63..0] (5)
(5) H_A#[31..3]
H_A#3
H_A#4
H_A#5
H_A#6
P21
H20
N20
R20
U4A
A[3]#
A[4]#
A[5]#
A[6]#
ADS#
BNR#
BPRI#
V19
Y19
U21
H_ADS#
H_BNR#
H_BPRI#
(5)
(5)
(5)
VCCP H_D#0
H_D#1
H_D#2
H_D#3
Y11
W10
Y12
AA14
U4B
D[0]#
D[1]#
D[2]#
D[3]#
D[32]#
D[33]#
D[34]#
D[35]#
R3
R2
P1
N1
H_D#32
H_D#33
H_D#34
H_D#35
3
0
GROUP
GROUP
ADDR
DATA GRP 0
H_A#7 J19 T21 IERR : H_D#4 AA11 M2 H_D#36
A[7]# DEFER# H_DEFER# (5) D[4]# D[36]#
H_A#8 N19 T19 R143 R157 PU 56ohm , if no use. H_D#5 W12 P2 H_D#37
A[8]# DRDY# H_DRDY# (5) D[5]# D[37]#
H_A#9 G20 Y18 54.9/F_4 330_4 PU 68ohm.Serial R 2.2K,If use H_D#6 AA16 J3 H_D#38
DATA GRP 2
A[9]# DBSY# H_DBSY# (5) D[6]# D[38]#
H_A#10 M19 H_D#7 Y10 N3 H_D#39
H_A#11 A[10]# H_D#8 D[7]# D[39]# H_D#40
H21 A[11]# BR0# T20 H_BREQ#0 (5) Y9 D[8]# D[40]# G3
H_A#12 L20 H_D#9 Y13 H2 H_D#41
A[12]# D[9]# D[41]#
CONTROL
H_A#13 M20 F16 H_D#10 W15 N2 H_D#42
D H_A#14 A[13]# IERR# R153 1K/F_4 H_D#11 D[10]# D[42]# H_D#43 D
K19 A[14]# INIT# V16 H_INIT# (12) AA13 D[11]# D[43]# L2
H_A#15 J20 H_D#12 Y16 M3 H_D#44
H_A#16 A[15]# H_D#13 D[12]# D[44]# H_D#45
L21 A[16]# LOCK# W20 H_LOCK# (5) W13 D[13]# D[45]# J2
K20 H_D#14 AA9 H1 H_D#46
(5) H_ADSTB#0 ADSTB[0]# H_CPURST# (5) D[14]# D[46]#
H_AP0 D17 D15 H_D#15 W9 J1 H_D#47
T29 AP0 RESET# D[15]# D[47]#
N21 W18 H_RS#0 Y14 K2
(5) H_REQ#0 REQ[0]# RS[0]# (5) H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 (5)
J21 Y17 H_RS#1 Y15 K3
(5) H_REQ#1 REQ[1]# RS[1]# (5) H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 (5)
G19 U20 H_RS#2 W16 L1
(5) H_REQ#2 REQ[2]# RS[2]# H_RS#[2..0] (5) (5) H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 (5)
(5) H_REQ#3 P20 REQ[3]# TRDY# W19 H_TRDY# (5) (5) H_D#[63..0] V9 DP#0 DP#2 M4 H_D#[63..0] (5)
(5) H_REQ#4 R19 REQ[4]#
AA17 H_D#16 AA5 C2 H_D#48
HIT# H_HIT# (5) D[16]# D[48]#
H_A#17 C19 V20 H_D#17 Y8 G2 H_D#49
A[17]# HITM# H_HITM# (5) D[17]# D[49]#
H_A#18 F19 H_D#18 W3 F1 H_D#50 Leave DP#[3:0] NC
H_A#19 A[18]# T31 H_D#19 D[18]# D[50]# H_D#51
E21 A[19]# BPM[0]# K17 U1 D[19]# D[51]# D3
H_A#20 A16 J18 T26 H_GTLREF: H_D#20 W7 B4 H_D#52
A[20]# BPM[1]# D[20]# D[52]#
DATA GRP 1
H_A#21 D19 H15