Text preview for : MSI MS-6382 schematic.pdf part of MSI MSI MS-6382 schematic MSI MSI MS-6382 schematic.pdf
Back to : MSI MS-6382 schematic.pdf | Home
5 4 3 2 1
MS-6382 MICRO-ATX Title Page
AMD PGA 462 Processor Cover Sheet 1
VIA VT8366A / VT8233A Chipset
D D
Block Diagram 2
Winbond 83697HF-AW LPC I/O GPIO SPEC 3
AMD 462 PGA Socket 4,5
Clock Synthesizer 6
VT8366 7,8,9
System Memory 10,11
DDR Terminations 12, 13
AGP PRO SLOT 14
VT8233 15,16,17
PCI Connectors 18,19
C C
CNR RISER 20
AC'97 Codec 21
LAN 22
AUDIO PORT 23
ATA 66/100 Connectors 24
Front USB Port 25
Rear USB Port 26
LPC I/O 27
Hardware monitor 28
System ROM 29
Keyboard/Mouse Connectors 30
B B
LPT/COM Port 31
Game Port 32
VRM 9.0/ L6911D 33
VCC25 POWER 34
APIC CONTROLLER ( MS-5) 35
Power Mangement 36
PowerOK Circuit 37
Front Panel 38
Pull up Rsistor 39
A
BULK / Decopuling 40 A
HISTORY 41
Micro Star Restricted Secret
Title Rev
Cover Sheet
Document Number 20
MS-6382
MICRO-STAR INT'L Last Revision Date:
CO.,LTD. Monday, December 03, 2001
No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan Sheet
http://www.msi.com.tw 1 of 41
5 4 3 2 1
5 4 3 2 1
D D
BAT1
PCB
2 1
C C
_ BAT-CR2032-3V-210mAh
COM1 COM2
U14_X
1
2
3
EON-256Kx8-PLCC32
COMPORT COMPORT
JAUD1(5-6) JAUD1(9-10) J10(2-3)
1 1 1
2 2 2
JC-D2-GN-SB JC-D2-GN-SB JC-D2-GN-SB
SW1(2-3)
JBAT1(1-2) JFP2(4-6)
1
2 1 1
2 2
JC-D2-GN-SB
JC-D2-GN-SB JC-D2-GN-SB
B B
A A
Title
{Title}
Size Document Number Rev
Custom{Doc} {RevCode}
Date: Monday, December 03, 2001 Sheet 1 of 1
5 4 3 2 1
5 4 3 2 1
Block
Diagram
AMD Socket 462
D D
FSB
A DDR
AGP 4X /Fast Write
G
C
P VT8366 C
3 PCI Slots
VLINK
Dual ATA 100
PCI-33
VT8233
B B
LPC BUS
IEEE 802.3MAC( MII)
SUPER I/O ROM
C
USB
N
R
AC-LINK
X BUS
A
AC'97 Codec A
USB 1.1 6 Ports
Micro Star Restricted Secret
Title Rev
Block Diagram
Document Number 20
MS-6382
MICRO-STAR INT'L Last Revision Date:
CO.,LTD. Monday, December 03, 2001
No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan Sheet
http://www.msi.com.tw 2 of 41
5 4 3 2 1
5 4 3 2 1
GPIO FUNCTION
VT8233 GPIO Function Define W697HF-AW
PIN NAME Function define PIN NAME Function define PIN NAME Function define
D D
GPO0 (VSUS33) GPO0 GPI0 GPI0 GP23/PLED
GPO1/SUSA#(VSUS33) SUSA# GPI1 ATADET0=>Detect IDE1 ATA100/66 GP24/WDTO
GPO2/SUSB#(VSUS33) SUSB# GPI2/EXTSMI# EXTSMI# GP32/PWROK
GPO3/SUSST1#(VSUS33) SUSST# GPI3/RING# RING# GP33/RSMRST#
GPO4/SUSCLK(VSUS33) SUSCLK GPI4/LID# ATADET1=>Detect IDE2 ATA100/66 GP34/CIRRX
GPO5/CPUSTP# GPI5/BATLOW# Exteranl Pull up to 3VDUAL GP35/SUSLED
GPO6/PCISTP# GPI6/PME# PME#
GPO7/SLP# SLP# GPI7/SMBALRT# Exteranl Pull up to 3VDUAL PCI
GPO8/GPI8/IPBIN0 GPI16/INTRUDER# Exteranl Pull down DEVICES INT# IDSEL REQ#/GNT# CLOCK
C
GPO9/GPI9/IPBIN1 GPI17/CPUMISS Exteranl Pull up to 3VDUAL INT#A PREQ#0 C
PCI SLOT 1 INT#B AD16 PCICLK1
INT#C PGNT#0
GPO10/GPI10/IPBRDFR GPO10(PRI_DOWN) GPI18/AOLGP1/THRM# THRM# INT#D
GPO11/GPI11/IPBRDCK GPI19/IORDY Exteranl Pull up to VCC3 INT#B PREQ#1
PCI SLOT 2 INT#C AD17 PCICLK2
INT#D PGNT#1
GPO12/GPI12/IPBOUT0 GPO12 INT#A
GPO13/GPI13/IPBOUT1 GPO13 INT#C PREQ#2
PCI SLOT 3 INT#D AD18 PCICLK3
INT#A PGNT#2
GPO14/GPI14/IPBTDFR INT#B
GPO15/GPI15/IPBTDCK PREQ#4
INT#B AD21 PCICLK4
PGNT#4
GPO16/SA16/STRAP
PREQ#3
GPO17/SA17/STRAP LAN INT#D AD19 5880PCLK
PGNT#3
GPO18/SA18/STRAP
B GPO19/SA19/STRAP B
GPO20/GPI20
/ACSDIN2/PCS0#/EI GPO20
GPO21/GPI21/ACSDIN3
/PCS1#/SLPBTN# GPO21
GPO22/GPI22/IOR# GPO22
GPO23/GPI23/IOW# GPO23
GPO24/GPI24/GPIOA
GPO25/GPI25/GPIOC
GPO26/GPI26/SMBDT2
(VSUS33) SMBDATA2/Slave SMBUS
GPO27/GPI27/SMBCK2
(VSUS33) SMBCLK2/Slave SMBUS
GPO28/GPI28/
APICD0/APICCS#
A
GPO29/GPI29/ A
APICD1/APICACK#
GPO30/GPI30/GPIOD Revsin ID
Micro Star Restricted Secret
GPO31/GPI31/GPIOE Revsin ID Title Rev
GPIO Spec.
Document Number 20
MS-6382
MICRO-STAR INT'L Last Revision Date:
CO.,LTD. Monday, December 03, 2001
No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan Sheet
http://www.msi.com.tw 3 of 41
5 4 3 2 1
5 4 3 2 1
SOCKET 462 Part 1
**All CPU interface are 2.5V tolerant**
VCORE
CPU1A VCC3
-SDATA[0..63] -SDATA0 AA35 AE1 -A20M VCORE -DBREQ R23 510
7 -SDATA[0..63] SDATA0 A20M -A20M 15
-SDATA1 W37 AG1 FERR
-SDATA2 SDATA1 FERR -CPUINIT
W35 AJ3 -CPUINIT 15
-SDATA3 SDATA2 INIT INTR
Y35 AL1 R57
-SDATA4 SDATA3 INTR -IGNNE INTR 15 -PLLTEST R24 510
U35 AJ1 510
-SDATA5 SDATA4 IGNNE NMI -IGNNE 15
U33 AN3 R41
-SDATA6 SDATA5 NMI -CPURST NMI 15 RN4
S37 AG3 680
-SDATA7 SDATA6 RESET -SMI -CPURST 35 CPU_TCK
S33 AN5 -SMI 15 1 2
D
-SDATA8 SDATA7 SMI -STPCLK -FERR CPU_TMS
D
AA33 AC1 -FERR 15 3 4
-SDATA9 SDATA8 STPCLK -STPCLK 15 CPU_TDI
AE37 5 6
-SDATA10 SDATA9 Q12 -CPU_TRST
AC33 AE3 PWGD_CPU 35 7 8
-SDATA11 SDATA10 PWROK C483 FERR
AC37
-SDATA12 SDATA11 68P 2N3904S 8P4R-510
Y37
-SDATA13 SDATA12 APICCLK_CPU
AA37 N1 APICCLK_CPU 6
-SDATA14 SDATA13 PICCLK -APICD0 VCORE
AC35 N3 -APICD0 15
-SDATA15 SDATA14 PICD0/BYPASSCLK -APICD1
S35 N5 -APICD1 15
-SDATA16 SDATA15 PICD1/BYPASSCLK
Q37
-SDATA17 SDATA16 -COREFB for test only
Q35 AG13 -COREFB 33
-SDATA18 SDATA17 COREFB- COREFB
N37 AG11 COREFB 33 Pull to 2.5V R86
-SDATA19 SDATA18 COREFB+ CLKVCC2
J33 120RST
-SDATA20 SDATA19 CPUCLK_R 0.5 * VCORE
G33 AN17
-SDATA21 SDATA20 CLKIN -CPUCLK_R APICCLK_CPU
G37 AL17
-SDATA22 SDATA21 CLKIN R421 680 VREF_SYS
E37
-SDATA23 SDATA22 VCC3
G35 AN19
-SDATA24 SDATA23 RSTCLK RN6
Q33 AL19
-SDATA25 SDATA24 RSTCLK
N33 1 2 C54 C53 R89
-SDATA26 SDATA25 CLKOUT -APICD0
L33 AL21 3 4 103P 473P 120RST
-SDATA27 SDATA26 K7CLKOUT -CLKOUT -APICD1
N35 AN21 5 6
-SDATA28 SDATA27 K7CLKOUT
L37 7 8
-SDATA29 SDATA28 VCORE
J37
-SDATA30 SDATA29 8P4R-330
A37 AJ13 C251
SDATA30 ANALOG
7
5
3
1
-SDATA31 E35 39P
-SDATA32 SDATA31 VREFMODE RN7
E31 AA5
-SDATA33 SDATA32 SYSVREFMODE VREF_SYS
E29 W5 8P4R-1K
-SDATA34 SDATA33 VREF_SYS VCORE
A27 R93 6 CPUCLK
-SDATA35 SDATA34 ZN R101
A25 AC5 100
-SDATA36 SDATA35 ZN ZP 100 C88
E21 AE5
-SDATA37 SDATA36 ZP CPUCLK_R R110 60.4RST
8
6
4
2
C C23 C
-SDATA38 SDATA37 -PLLBP
C27 AJ25
-SDATA39 SDATA38 PLLBYPASS 680P
A23 AN15
-SDATA40 SDATA39 PLLBYPASSCLK
A35 AL15
-SDATA41 SDATA40 PLLBYPASSCLK
C35 R108
-SDATA42 SDATA41 PLLMON1
C33 AN13 301RST
-SDATA43 SDATA42 PLLMON1 PLLMON2
C31 AL13
-SDATA44 SDATA43 PLLMON2 -PLLTEST
A29 AC3 R100 R92
-SDATA45 SDATA44 PLLTEST C82
C29 100 100
-SDATA46 SDATA45 -CPUCLK_R R104 60.4RST
E23
-SDATA47 SDATA46 SCANCLK1
C25 S1
-SDATA48 SDATA47 SCANCLK1 SCANCLK2 680P
E17 S5 close Socket 462
-SDATA49 SDATA48 SCANCLK2 SINTVAL
E13 S3 6 -CPUCLK
-SDATA50 SDATA49 SCANINTEVAL SSHIFTEN
E11 Q5
-SDATA51 SDATA50 SCANSHIFTEN
C15
-SDATA52 SDATA51
E9 AA1
-SDATA53 SDATA52 DBRDY -DBREQ VCORE
A13 AA3
-SDATA54 SDATA53 DBREQ -FLUSH
C9 AL3
-SDATA55 SDATA54 FLUSH
A9
-SDATA56 SDATA55 CPU_TCK
C21 Q1
-SDATA57 SDATA56 TCK CPU_TDI
A21 U1 R74
-SDATA58 SDATA57 TDI
E19
SDATA58 TDO
U5 for internal
-SDATA59 C19 Q3 CPU_TMS X_1K
-SDATA60 SDATA59 TMS -CPU_TRST
VREFSYS
C17 U3
-SDATA61 SDATA60 TRST VREFMODE
A11
-SDATA62 SDATA61
A17
-SDATA63 SDATA62 VID0 VCORE
A15 L1 VID0 33
SDATA63 VID0 VID1 RN12
L3 VID1 33 R75
VID1 VID2 -CPUINIT
L5 VID2 33 1 2 270
-DICLK[0..3] -DICLK0 VID2 VID3 -IGNNE
7 -DICLK[0..3] W33 L7 VID3 33 3 4
B
-DICLK1 SDATAINCLK0 VID3 VID4 -CPURST
B
J35 J7 VID4 33 5 6
-DICLK2 SDATAINCLK1 VID4 -A20M
E27 7 8
-DICLK3 SDATAINCLK2 C421
E15
SDATAINCLK3 FID0 270P 8P4R-680
W1 FID0 17 VREFMODE=Low=No voltage scaling
-DIVAL FID0 FID1 C15 39P
7 -DIVAL AN33 W3 FID1 17
SDATAINVAL FID1 FID2 RN19
Y1 FID2 17
-DOCLK[0..3] -DOCLK0 FID2 FID3 -STPCLK
7 -DOCLK[0..3] AE35 Y3 FID3 17 1 2
-DOCLK1 SDATAOUTCLK0 FID3 -SMI VCORE
C37 3 4
-DOCLK2 SDATAOUTCLK1 NMI
A33 5 6
-DOCLK3 SDATAOUTCLK2 INTR ZN R71 40.2RST
C11 U37 7 8
SDATAOUTCLK3 SCHECK0
Y33
-DOVAL SCHECK1 8P4R-680 ZP R63 56.2RST
AL31 L35
SDTATOUTVAL SCHECK2
E33
-AIN0 SCHECK3 -FLUSH R45 680
AJ29 E25
-AIN1 SADDIN0 SCHECK4 -PLLBP R120 680
AL29
SADDIN1 SCHECK5
A31 match the transmission line
7 -AIN[2..14] -AIN[2..14] -AIN2 AG33 C13 Push-pull compensation circuit
-AIN3 SADDIN2 SCHECK6 PLLMON1 R88 56
AJ37 A19
-AIN4 SADDIN3 SCHECK7 PLLMON2 R87 56
AL35
-AIN5 SADDIN4
AE33 J1
-AIN6 SADDIN5 SADDOUT0 VCORE
AJ35 J3
-AIN7 SADDIN6 SADDOUT1 -AOUT2 -AOUT[2..14] -AIN0 R123 270 RN28
AG37 C7 -AOUT[2..14] 7
-AIN8 SADDIN7 SADDOUT2 -AOUT3
AL33 A7 1 2
-AIN9 SADDIN8 SADDOUT3 -AOUT4 -AIN1 R124 270 CLKOUT
AN37 E5 3 4
-AIN10 SADDIN9 SADDOUT4 -AOUT5 -CLKOUT
AL37 A5 5 6
-AIN11 SADDIN10 SADDOUT5 -AOUT6 -DOVAL R126 270
AG35 E7 7 8
-AIN12 SADDIN11 SADDOUT6 -AOUT7
AN29 C1
-AIN13 SADDIN12 SADDOUT7 -AOUT8 -FILVAL R127 270 8P4R-100
AN35 C5
-AIN14 SADDIN13 SADDOUT8 -AOUT9
AN31 C3
SADDIN14 SADDOUT9 -AOUT10
G1 * Trace lengths of CLKOUT
A
SADDOUT10 -AOUT11 A
7 -AICLK AJ33 E1
SADDINCLK SADDOUT11 -AOUT12 and -CLKOUT are between
A3
CFWDRST SADDOUT12 -AOUT13
7 CFWDRST CONNECT
AJ21
CLKFWDRST SADDOUT13
G5
-AOUT14
2" and 3"
7 CONNECT AL23 G3
CONNECT SADDOUT14
7 PROCDRY
PROCRDY
-FILVAL
AN23
AJ31
PROCRDY
E3 RN3 Micro Star Restricted Secret
SFILLVAL SADDOUTCLK -AOCLK 7
SINTVAL 1 2 Title Rev
N12-4620011-F02 SCANCLK1 3 4 SOCKET 462 Part 1
SCANCLK2 5 6 Document Number