Text preview for : HP DV4000 - QUANTA CT3 - REV 1A.pdf part of Compaq-HP HP DV4000 - QUANTA CT3 - REV 1A Compaq-HP HP DV4000 - QUANTA CT3 - REV 1A.pdf
Back to : HP DV4000 - QUANTA CT3 - | Home
5 4 3 2 1
Model CT3/5 MB BOARD
MODEL REV CHANGE LIST
Page FROM TO
CT3/5 MB 1A PAGE 2 --- Enable CLK48M from clokc generator for the PLL circuit of 7411, and disable the 1 1A
ocsillator circuit of PCI7411 PLL. 2 1A 2A
31CT3MB0015 PAGE 3 --- Remove H/W shutdown circuit that supported ADM1032.
D
31CT3MB0031 3 1A 2A D
PAGE 4 --- Use X7R type to replace Y5V type for CPU Decoupling/Bypass capacitor.
4 1A 2A
PAGE 10 --- Add a terminal resistor R706 for -CODE_RST# to improve signal quality.
5 1A
PAGE 11 --- 1. Add a 10K pull-up resistor on MCH_SYNC# for booting.
2. Change the power plane of PCIE_WAKE# from 3VSUS to 3V_S5 to solve system can't 6 1A
turn off issue. 7 1A
3. Change the power plane of ICH_THRM# and SCI_# from 3VSUS to +3V to reduce
leakage. 8 1A
PAGE 12 --- We can also use 5VSUS to instead of 5V_S5 to save cost of MOSFET(A06402). 9 1A
PAGE 15 --- Add a level-shift cicuit for EDID interface. 10 1A 2A
PAGE 17 --- 1. Add a off-page and a EMI solution for CLK48M. 11 1A 2A
2. Remove the reserve resistors (R693~R695) of parallel interface for PCI1510.
12 1A 2A
PAGE 18 --- Remove R696, connect controller and power switch directly .
13 1A
C PAGE 19 --- Change R682&R683 value from 56 ohms to 0 ohm cause of BOM error at A-test. C
14 1A
PAGE 22 --- 1. Change MC3 type from Y5V to X7R to improve singal quality.
2. Connect H1/H3 to AGND via a 0 ohm resistor by Conexant's comment. 15 1A 2A
16 1A
PAGE 23 --- 1. Add a terminal resistor R707 for RTL8100/8110 id selection.
2. Add a 0.1uF to make Q40 turn on slowly to aviod 3VPCU drop issue. 17 1A 2A
PAGE 24 --- Modified transformer circuit cause of CT can't connect each other on 10/100M application. 18 1A 2A
PAGE 26 --- Add a flashrom as PLCC32 type for BIOS debugging. 19 1A 2A
PAGE 27 --- 1. Change R352 value from 120K ohms to 20M ohms. 20 1A
2. Add a LPC debug port for software team to debug convenient. 21 1A
PAGE 30 --- Add GMT fan controller for B-test to costdown. 22 1A 2A
PAGE 31 --- 1. Add ESD protection circuit for S-VIDEO signal to Docking. 23 1A 2A
2. Add R713 to enable the mux in the Tampa-2 cable
B
24 1A 2A B
PAGE 33 --- Change PR143 value from 100K to 10K to solve display abnormal issue.
25 1A
PAGE 35 --- 1. Move 5V_S5 circuit to Page 36.
2. De-popuplate PQ129 and PR182. 26 1A 2A
3. Change PR178 value from 22 ohm to 47 ohm. 27 1A 2A
PAGE 36 --- Remove PC170 and PQ127 but reserve 5V_S5 power circuit. 28 1A
29 1A
30 1A 2A
31 1A 2A
32 1A
33 1A 2A
A 34 1A A
35 1A 2A
36 1A 2A
37 1A
38 1A
5 4 3 2
39 1A1
5 4 3 2 1
Model CT3/5 MB BOARD
MODEL REV CHANGE LIST
Page FROM TO
CT3/5 MB 2A 1 1A
PAGE 2 --- 1. Add C1048 for CLK48M to get better EMI performance. 2 2A 3A
31CT3MB0015
31CT3MB0031 PAGE 3 --- 1. Add R733 as pull-up resistor for PREQ#. 3 2A 3A
D D
PAGE 11 --- 1. Add RF_OFF# and BT_OFF#
circuit.
PAGE 17 --- 1. Populate R704 and C1046 to get better EMI performance. 4 2A
2. Remove R701 & R702 for unused PCI1510RVGF circuit. 5 1A
PAGE 18 --- 1. Disconnect SM_PHYS_WP on controller side. 6 1A
2. Tie SM_EL_WP with SM_PHYS_WP on conn side to allow for normal operation of SD and SM.
3. Add a discharge circuit for media card power. 7 1A
4. Add R718 to solve cross-talk issue of MS-Pro card. 8 1A
5. Add R717 to solve SM card can't write protect issue.
6. Add R719~R736 as terminal on all multi-function pins. 9 1A
7. Add pull-up circuit. 10 2A
11 2A
PAGE 27 --- 1. Reserve 0R for RF_OFF# and BT_OFF# circuit.
2. Modify LPC pin name. 12 1A
13 1A
C C
PAGE 28 --- 1. Change HDD and ODD select definition. 14 1A
PAGE 30 --- Adjust Capacitors and Bead to improve CRT timing issue. 15 2A
1. Change L66, L67, L68 from BK1608HM470 to 0R. 16 1A
2. Remove C931, C932, C933.
3. Change C934, C935, C936 from 22P to 5.6P. 17 2A 3A
4. Change C6, C14, C350 from 10P to 5.6P. 18 2A 3A
5. Change L1, L26, L27 from BK1608HM470 to BLM18BA750SN1T.
19 2A
PAGE 31 --- 1. Change L5,L6,L7,C57,C58,C64,C77,C113,C121 value to improve S-video quality. 20 1A
2. Reserve S-video impedance match circuit.
21 1A
22 2A
23 2A
B
24 2A B
25 1A
26 2A 2A
27 2A
28 1A 2A
29 1A
30 2A
31 2A
32 1A
33 2A
A 34 2A A
35 2A
36 2A
37 2A
38 2A
5 4 3 2
39 2A1
1 2 3 4 5 6 7 8
PCB STACK UP CT3 BLOCK DIAGRAM
LAYER 1 : TOP
LAYER 2 : GND
PENTIUM-M / ALVISO / ICH6-M
Processor 14.318MHz SYSTEM POWER MAX1845
LAYER 3 : IN1 CPU THERMAL Intel Pentium-M 2.5VSUS/1.5V_S5 PAGE: 38
A
SENSOR A
LAYER 4 : IN2 MAX6657 / GMT-781 Intel Celeron-M HCLK_CPU 100MHZ
33MHZ PCLK_591
+3V PAGE: 3 HCLK_CPU# 33MHZ PCLK_7411
CPU CORE MAX1907
LAYER 5 : VCC VCC_CORE 478 Pins (micro FC-PGA) HCLK_MCH 100MHZ
VCCP HCLK_MCH# CLOCK GEN 33MHZ POWER 1.356V PAGE: 33
SRC_MCH 100MHZ
PCLK_ICH
VCCA PAGE: 3, 4
LAYER 6 : BOT SRC_MCH#
ICS954206A 33MHZ PCLK_MINI
SRC_ICH 100MHZ
SRC_ICH# 33MHZ
FSB DREFSSCLK 100MHZ
CY28411ZXC PCLK_LAN SYSTEM POWER MAX1999
PCB THICKNESS: 1.2mm DREFSSCLK# 48MHZ
400/533 MHZ DOT96 96MHZ
CLK48_USB POWER(3V/5V/15V)
PAGE: 36
DOT96# PAGE: 2 14MHZ
+3V 14M_ICH
SYSTEM POWER MAX1992
R.G,B Alviso-GM
CRT port PAGE: 30 DDR I/F 2.5V VCCP PAGE: 37
GMCH 333MHz DDR-SODIMM1
LVDS Single Channel 2.5VSUS
LCD Panel
PAGE: 15 82875GM/GME SMDDR_VTERM
NS L2996
VCCP
2.5VSUS 1257 PCBGA VTT_DDR PAGE: 39
+1.5V DDR-SODIMM2
B S-VIDEO +2.5V PAGE: 13
B
MINI-DIN PAGE: 32 +3V PAGE: 5, 6, 7
BATT CHARGER
MAX1772 PAGE: 34
DMI interface 32.768KHz
100MHZ 4X
DISCHARGE
USB 2.0 PAGE: 35
USB PORT 0, 1 33MHZ, 3.3V PCI
PAGE: 19 ICH6-M
+5V AC97 24.576MHz 25MHz 24.576MHz 48MHz
1st IDE - HDD ATA 66/100 5VSUS 82801FBM
PAGE: 28 +3V
3V_S5
3VSUS 609 BGA
+2.5V
+1.5V
2nd IDE - CDROM ATA 66/100 1.5V_S5 PWRCLKP AC97 LAN MINI-PCI CARDBUS / IEEE 1394
VCCRTC PWRCLKN
PAGE: 28
GMCH_VTT PAGE: 8, 9, 10 DIB_DATAN CX20468-31 Realtek +3V
CONTROLLER/CF
C DIB_DATAP MBAMC20493-010 8100CL +5V
TI 7411 C
LANVCC 3VSUS
PAGE: 20 LANVCC PAGE: 23 PAGE: 14 PAGE: 16, 17, 18, 19
32.768KHz 3.3V LPC, 33MHz
Daughter Board
CABLE DOCK
TV, USB, BLUE
TOOTH 5 IN 1
PAGE: 31 PAGE: 32 SMARTDAA AMP CARDBUS 1394
CARD
PC97551 MODEM, READER SLOT X1 CONN
MDC TPA0312
AV BOARD Power Board SD/MMC,
PAGE: 21 RJ45 Intel WLAN PAGE: 16 PAGE: 19
PAGE: 22 SM, MS,
3VPCU TQFP 176
PAGE: 32 PAGE: 32
+3V JACK W2200 XD
VCCRTC PAGE: 27 PAGE: 24 802.11b/g PAGE: 18
WIRE
PCI DEVICES IRQ ROUTING
DEVICE IDSEL # REQ/GNT # PCI_INT RJ11 JACK
GBIT ETHERNET AD16 2 A
FAN Touchpad Keyboard FLASH HEADPHONE,
D JACK D
2ND HEADPHONE,
MINIPCI SLOT AD22 1 C,D PAGE: 30 PAGE: 32 PAGE: 32 PAGE: 26 PAGE: 24
MIC
CardBus/1394 AD25 0 E,F,G PAGE: 21
PROJECT : CT3
Quanta Computer Inc.
Size Document Number Rev
Custom BLOCK DIAGRAM 1A
Date: Monday, December 27, 2004 Sheet 1 of 39
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
L51
+3V CLKVDD
ACB2012L-120 SI stage: C642 CLK_VDDA
120 ohms@100Mhz C637 C638 C639 C640 C641 XIN
Enable CLK48M from CKG. by
0.1U 0.1U 0.1U 0.1U 0.1U 33P
R705 for the PLL circuit of 7411, Place these termination to close CK410M.
2
R437 CL=20pF
37
38
and disable the ocsillator circuit Y9 U34
*2M 14.318MHZ 50 52 14M_REF R439 12.1/F
at PCI7411 side.
VDDA
VSSA
XTAL_IN REF 14M_ICH 11
R438 2.2R C643 RP11
1
CLK_VDDA Sting 10/12/2004 XOUT 49 44 RHCLK_CPU 1 2 HCLK_CPU 3
XTAL_OUT CPU0 RHCLK_CPU#
A
CPU0# 43 3 4 HCLK_CPU# 3 A
C644 C645 C646 33P RP12 33X2
33 CLK_EN# 10 41 RHCLK_MCH 1 2 HCLK_MCH 5
0.1U 4.7U/10V 0.01U_0402 VTT_PWRGD#/PD CPU1 RHCLK_MCH#
11 STP_PCI# 55 PCI_STOP# CPU1# 40 3 4 HCLK_MCH# 5
11,33 STP_CPU# 54 33X2
CPU_STOP#
CPU2_ITP/SRC7 36 T131
CPU2#_ITP/SRC7# 35 T132
L52 RP13 33X2
CLKVDD1 SMBCK 46 CK-410M 33 RSRC_ICH 1 2 SRC_ICH 11
+3V SCLK SRC6
ACB2012L-120 17 CLK48M R705 22R SMBDT 47 32 RSRC_ICH# 3 4 SRC_ICH# 11
C1032 C648 C649 SDATA SRC6#
120 ohms@100Mhz
11 CLK48_USB CLK48_USB R444 22R CG_BSEL0 12 31 RSRC_MCH 1 2 SRC_MCH 6
0.1U 0.1U 4.7U/10V CG_BSEL1 FSA/USB_48 SRC5 RSRC_MCH#
16 FSB/TEST_MODE SRC5# 30 3 4 SRC_MCH# 6
CG_BSEL2 R447 4.7K U18_FSC 53 RP14 33X2
FSC/TEST_SEL
SRC4 26 T297
CLK_VDDREF 48 27
VDD_REF SRC4# T298
CLKVDD 42
R450 2.2R VDD_CPU
SRC3 24 T133
CLK_VDD48 CLKVDD1 1 25
VDD_PCI_1 SRC3# T134
7 VDD_PCI_2
C650 C651 22
SRC2 T135
CLKVDD 21 23
VDD_SRC0 SRC2# T136
0.1U 4.7U/10V 28 VDD_SRC1
34 VDD_SRC2 SRC1 19 T137
SRC1# 20 T138
CLK_VDD48 11 RP15
VDD_48 RDREFSSCLK
SRC0 17 3 4 DREFSSCLK 5
R457 1R Iref=2.32mA, R458 475/F IREF 39 18 RDREFSSCLK# 1 2
IREF SRC0# DREFSSCLK# 5
CLK_VDDREF 33X2
B Ioh=4*Iref 5 R_PCLK_591 R459 33R PCLK_591 27
B
C652 PCI5 R_PCLK_7411 R460 33R
PCI4 4 PCLK_7411 17
RP16 3 R_PCLK_ICH R461 33R
GND_PCI_1
GND_PCI_2
PCI3 PCLK_ICH 10
GND_SRC
GND_CPU
0.1U DOT96 R_DOT96 R_PCLK_MINI R462 33R
GND_REF
5 DOT96 1 2 14 DOT96 PCI2 56 PCLK_MINI 14
GND_48
5 DOT96# DOT96# 3 4 R_DOT96# 15 9 R_PCLK_LAN R463 33R PCLK_LAN 23
DOT96# PCIF1 ITP_EN
PCIF0/ITP_EN 8
33X2
CK-410M R440
13
51
2
6
29
45
10K
ICS954206A 250mA ( MAX. )
FSC FSB FSA CPU SRC PCI +3V SMbus address D4
1 0 1 100 100 33 DOTHAN FSB 400
0 0 1 133 100 33 DOTHAN FSB 533
0 1 1 166 100 33 Q44 R464 R465
2
2N7002E 10K 10K R_PCLK_LAN ITP_EN
0 1 0 200 100 33 SMBDT 0: SRCCLK=96MHZ 0: SRC_7 Pair
11 PDAT_SMB 3 1 SMBDT 13
0 0 0 266 100 33 1: SRCCLK=100MHZ 1: CPU_2 ITP Pair
1 0 0 333 100 33
1 1 0 400 100 33
EMI
+3V +3V
To ICH6-M To DDR-SODIMM 48MHZ
1 1 1 RESERVED Q45
C C
2
2N7002E C1038 *10P R_PCLK_LAN R441 10K
* Frequence select by CPU auto sense. CLK48_USB
3 1 SMBCK
11 PCLK_SMB SMBCK 13
C1048 10P
CLK48M
HCLK_CPU R442 49.9/F
HCLK_CPU# R443 49.9/F
+3V VCCP VCCP 33MHZ HCLK_MCH R445 49.9/F
C1039 *10P HCLK_MCH# R446 49.9/F
PCLK_591
SRC_MCH R448 49.9/F
R466 R467 R468 C1040 *10P