Text preview for : GIGABYTE 8I865GME-775-RH - REV 2.0.pdf part of Gigabyte GIGABYTE 8I865GME-775-RH - REV 2.0 Gigabyte GIGABYTE GIGABYTE 8I865GME-775-RH - REV 2.0.pdf



Back to : GIGABYTE 8I865GME-775-RH | Home

5 4 3 2 1




Model Name: 8I865GME-775-RH Revision 2.0
SHEET TITLE SHEET TITLE
D
01 COVER SHEET 26 AUDIO JACK D




02 BOM & PCB MODIFY HISTORY 27 POWER,CPU_FAN
03 BLOCK DIAGRAM 28 VCORE PWM
04~07 CPU LGA775A 29 ATX POWER
08 SPRINGDALE HOST 30 DDR POWER




www.kythuatvitinh.com
09 SPRINGDALE DDR 31 INTEL 82652G
10 SPRINGDALE AGP, HUB, CSA, VGA
C 11 SPRINGDALE PWR C




12 DDR1 CHANNEL A
13 DDR2 CHANNEL B
14 AGP 8X SLOT
15 ICH5 PCI, USB, HUB, LAN
16 ICH5 IDE, GPIO, SATA, CTRL
17 ICH5 VCC, GND
B
18 ICS952603 CLOCK GENERATOR B



19 PCI SLOT1/SLOT2
20 PCI SLOT3,RESET
21 ITE8718 LPC IO
22 IDE,BIOS
23 COM,LPT,FDD,FP,LED
24 KB,MS,F/R_USB,HM Digitally signed by dd
PROCESS:C
COMPONENT SIDE
(0.5 oz. Copper)


DN: cn=dd, o=dd, ou=dd,
VCC SIDE

A
25 AC97 ALC653 (1 oz. Copper)
GND SIDE
A
(1 oz. Copper)


[email protected],
SOLDER SIDE
(0.5 oz. Copper)




c=US Title
GIGABYTE
COVER SHEET
Date: 2009.11.05 19:43:02 8I865GME-775-RH
Size
Custom
Document Number Rev
2.0
5 4 3
+07'00' 2
Date: Sheet
1
1 of 30
5 4 3 2 1




Model Name: 8I865GME-775-RH REV 2.0

Component history 2006/12/15
Circuit or PCB layout history
D
Date Change Item Reason Date Change Item Reason D
2006/01/06 REV0.2 SPEC MODIFY 1.RTL8100C-->EKRON PHY
2006/01/16 ADD ESD PROTECT CIRCUIT
2006/01/26 REV1.0
2006/02/08 BOM:9M865GMET-00-10A P-BOM 1.Add
2006/02/23 BOM:9M865GMET-00-10A ECN(RND2480) 1.U49 :10HL4-132003-33
2006/03/10 BOM:9M865GMET-00-10A ECN 1.Add China PCB
2006/03/20 BOM:9M865GMET-00-10A ECN 1.DR6,DR7,DR8 Add
2006/04/14 BOM:9M865GMET-00-10A ECN 1.D62,D23 Remove PHIPS,ON
2006/04/17 REV1.1 1.VGA signal Add ESD
2.VCC_DAC power power




www.kythuatvitinh.com
3.24p CONNECT change"ATXPWR_24-2"
4.Vcore Choke change"CHOKE06U-40A-1PDL"
5.change HOLE_3-RH-1

2006/05/11 BOM:9M865GMETR-00-11A ECN 1.BIOS CHANGE 3M
2006/06/23 REMOVE EC143
C BOM:9M865GMETR-00-11B F_ECN C


2006/11/14 REV2.0 SUPPORT CONROE CPU
2006/11/23 updated choke
2006/12/15 PBOM:9M865GMETR-00-20A




B B




A A




GIGABYTE
Title

BOM & PCB MODIFY HISTORY
Size Document Number Rev
Custom 8I865GME-775-RH 2.0
Date: Sheet 2 of 30
5 4 3 2 1
5 4 3 2 1




BLOCK DIAGRAM
PCB SIZE:305X230 mm.
60 Ohm +- 15% C
INTEL Pentium4 (775)

D
CLOCK GENERATOR D




VID0~5
PWM/OTHER POWER
ALL POWER=5VDUAL,DDR25V,VDDQ,VCCVID,
VCCVID=1.2V DDRVTT,3VDUAL,VCORE,+12V,V12,VIN,5VSB,
VCORE = 1.55V
CKVDD = 3.3V VCC3 PAGE 4~7 GMCHVCCP
PAGE 19 5VSB,-12V,+12V,VCC,VCC3,3VDUAL
VCC3=3.3V VTT_DDR,2_5VSTR PAGE 31~34




CHANNEL A
DDR SDRAM DIMM X 1
GMCH DCLKA0~5
SPRINGDALE-G -DCLKA0~5
2_5VSTR = 2.5V(MEMORY,SUSPEND POWER)
VTT_DDR = 1.25V
PAGE 12




www.kythuatvitinh.com
MAAA0~12
MABA1~5
AGP SLOT MDA0~63 CHANNEL B
5VSB=5.0V
VDDQ =3V
-DQSA0~7
DMA0~7
DDR SDRAM DIMM X 1
VCC3 = 3.3V
+12V = 12V AGP BUS GMCHVCCP=1.45V/1.225V
3VDUAL = 3.3V VCC3=3.3V 2_5VSTR = 2.5V(MEMORY,SUSPEND POWER)
VCC = 5V PAGE 15 VCORE
DCLKB0~5 VTT_DDR = 1.25V
DDR25V= 2.5V(MEMORY) PAGE 13
VDDQ = 1.5V (AGP POWER 4X, HUBLINK) PAGE 8~11 -DCLKB0~5
C C
MAAB0~12
MABB1~5
MDB0~63
HL0~10
HUB LINK -DQSB0~7
EkronC(82562G) CONTROL BUS
DMB0~7
REAR USB PORTS IDE Primary and
USB4+/USB4-,USB5+/USB5-
1.8VSB=1.8V ICH5 Secondary
3.3V = 3VDUAL 1.2VSB=1.2V PAGE 35
FUSEVCC=5V +VSBLAN=3.3V OR 1.2V
FDD
VCC = 5V PAGE 24

REAR USB PORTS
USB2+/USB2-,USB3+/USB3- VCORE
5VSB=5V
VDDQ=1.5V
VCC25 = 2.5V(I/O,MEMORY/I,VLINK/I)
3VDUAL = 3.3V(SUSPEND POWER)
VCC3 = 3.3V
RTCVDD = 3.3V
VCC = FUSEVCC
PAGE 27
PAGE 16~18


FRONT USB PORTS PCI BUS
B
USB0+/USB0-,USB1+/USB1- B




USB6+/USB6-,USB7+/USB7- PCI SLOT 1,2,3
VCC = FUSEVCC1
PAGE 27 +12 = 12V
-12 = -12V
FWH-BIOS
VCC = 5V
VCC3 = 3V
3VDUAL = 3V PAGE 21,22
VCC = 5V
VCC3 = 3V PAGE 19

LPC BUS
AC97 CODEC FRONT PANEL LPC I/O IT8718
ALC655 PVCC = 5V
VCC = 5V
5VSB = 5V
+12V = 12V AC97 LINK +12 = 12V
PAGE 30
VCC3 = 3.3V P_5VSB = 5V VCC = 5V VCC3
VCC = 5V 5VSB = 5V
AVDD = 5V PAGE 28 VBAT = 3V PAGE 23




A AUDIO PORTS : FRONT AUDIO I/O PORTS : A



LIN_ OUT LINE_IN MIC
COMA LPT PS2
CD_IN SPDIF PAGE 29 GAMEVCC=5V,5VDUAL=5V,VCC=5V,FUSEVCC=5V,FUSEVCC1=5V,+12V,-12V PAGE 25,26


GIGABYTE
Title
BOM & PCB MODIFY HISTORY
Size Document Number Rev
Custom 8I865GME-775-RH 2.0
Date: Sheet 3 of 30
5 4 3 2 1
5 4 3 2 1




support Cedar Mill CPU

Closed to Pin-H2
R1653 124/6/1 GTLREF1
VTT_OR

D R1490 C912 D
210/6/1 1u/6/Y5V/10V/Z




Closed to
Pin-H1
R1259 124/6/1 GTLREF0
VTT_OR

R1260 C462
210/6/1 1u/6/Y5V/10V/Z
HA[3..16] LGA775A
[8] HA[3..16]
HA3 L5 D2 -HADS
A<3>* ADS* -HADS [8]
A<4>* LGA775
HA4 P6 C2 -BNR
BNR* -BNR [8]
HA5 M5 D4 -HIT
A<5>* HIT* -HIT [8]




www.kythuatvitinh.com
HA6 L4 A<6>* (1/8) RSP* H4
HA7 M4 G8 -BPRI
A<7>* BPRI* -BPRI [8]
HA8 R4 B2 -DBSY
A<8>* DBSY* -DBSY [8]
HA9 T5 C1 -DRDY
A<9>* DRDY* -DRDY [8]
HA10 U6 E4 -HITM
A<10>* HITM* -HITM [8]
HA11 T4 AB2 -IERR
HA12 A<11>* IERR* -HINIT
U5 A<12>* INIT* P3 -HINIT [15,21]
HA13 U4 C3 -HLOCK
A<13>* LOCK* -HLOCK [8]
HA14 V5 E3 -HTRDY C463
A<14>* TRDY* -HTRDY [8]
HA15 V4 AD3 33p/4/NPO/50V/J
HA16 A<15>* BINIT* -DEFER
W5 A<16>* DEFER* G7 -DEFER [8]
C N4 C
RSVD_3 R1261 62/6 -IERR
P5 RSVD_4 MCERR* AB3 VTT_OR
-HREQ0 K4
[8] -HREQ0 REQ<0>*
-HREQ1 J5 U2 R1263 62/6 -CPURST
[8] -HREQ1 REQ<1>* AP<0>* VTT_OR
-HREQ2 M6 U3
[8] -HREQ2 REQ<2>* AP<1>*
-HREQ3 K6 R1262 62/6 -BR0
[8] -HREQ3 REQ<3>* VTT_OL
-HREQ4 J6 F3 -BR0
[8] -HREQ4 REQ<4>* BR<0>* -BR0 [8]
HA[17..31] -HADSTB0 R6 G3 TESTHI8
[8] HA[17..31] [8] -HADSTB0 ADSTB<0>* TESTHI_8
HA17 AB6 G4 TESTHI9 RN124 62/8P4R/6
HA18 A<17>* TESTHI_9 TESTHI10 TESTHI8
W6 A<18>* TESTHI_10 H5 7 8
HA19 Y6 5 6
HA20 A<19>* TESTHI10
Y4 A<20>* 3 4
HA21 AA4 J16 1 2 TESTHI9
HA22 A<21>* DP<0>*
AD6 A<22>* DP<1>* H15
HA23 AA5 H16
HA24 A<23>* DP<2>*
AB5 A<24>* DP<3>* J17
HA25 AC5
HA26 A<25>* GTLREF0 C464 220p/4/NPO/25V/J
AB4 A<26>* GTLREF0 H1
HA27 AF5 H2 GTLREF1 C913 220p/4/NPO/25V/J
HA28 A<27>* GTLREF1
AF4 A<28>* GTLREF2 E24 MCH_GTLREF [8]
HA29 AG6 H29
A<29>* GTLREF_SEL GTL_DET [5,8]
HA30 AG4 BC698
HA31 A<30>* 1u/6/Y5V/10V/Z
AG5 A<31>*
AH4 G23 -CPURST
A<32>* RESET* -CPURST [8]
AH5 A<33>*
AJ5 A<34>*
AJ6 B3 -RS0 C465
A<35>* RS<0>* -RS0 [8]
AC4 F5 -RS1 22p/4/NPO/50V/J
RSVD_1 RS<1>* -RS1 [8]
AE4 A3 -RS2
RSVD_2 RS<2>* -RS2 [8]
-HADSTB1 AD5
[8] -HADSTB1 ADSTB<1>*
B B
CPU-SK/775/D/GF




VCORE
100U/2V/SPCAP 10U/12/X/6.3V X2
BC621 BC622 BC623 BC624 BC625
10u/12/X7R/6.3V/K 10u/12/X7R/6.3V/K 10u/12/X7R/6.3V/K 10u/12/X7R/6.3V/K 10u/12/X7R/6.3V/K

EC3
BC625/626
+ VCORE
EC1 +
BC621/622 BC626 BC627 BC628
10u/12/X7R/6.3V/K 10u/12/X7R/6.3V/K 10u/12/X7R/6.3V/K
-
A EC2 A


BC623/624
+ 100U/2V/SPCAP
+ GIGABYTE
10U/12/X/6.3V X2 EC4 Title
BC627/628 P4_LGA775-A
Size Document Number Rev
Custom 8I865GME-775-RH 2.0
Date: Monday, December 18, 2006 Sheet 4 of 30
5 4 3 2 1
5 4 3 2 1



Note:
VCCA & VCOREPLL Place outside of CPU socket
VCCA:120~220mA define doesn't same as VCC3
R1307 110/6/1 TESTHI0
R1266 60.4/6/1 COMP0 R1264 60.4/6/1 COMP4
VTT_GMCH VTT_OL
old P4 design kit R1308 C475 R1267 60.4/6/1 COMP1 R1265 60.4/6/1 COMP5
L20 10uH/8/155mA/0.5/S 61.9/6/1 0.1u/6/Y5V/25V/Z R1655 60.4/6/1 COMP2
VCCA R1656 60.4/6/1 COMP3 C466
R1687 30/6/1 COMP8 1u/6/Y5V/10V/Z

C467 R1268
1u/6/Y5V/10V/Z 0/6/SHT/X R1323 249/6/1 R1657 60.4/6/1 COMP6
VCC3 VTT_OR




3
R1658 60.4/6/1 COMP7
D VSSA Trace width doesn't Q214 D
D 2N7002/SOT23/60pF/5 C1298
less than 12 Mil 0.1u/6/Y5V/25V/Z
C468 G S
1u/6/Y5V/10V/Z SOT23 TESTHI0
VCOREPLL [4,8] GTL_DET




2

1
RN123
L21 10uH/8/155mA/0.5/S As close as possible to 470/8P4R/6/X
7 8 FS_A
CPU socket VTT_GMCH
5 6 FS_B
3 4 FS_C
LGA775C BC699 1 2
-SMI P2 F26 TESTHI0 0.1u/6/Y5V/25V/Z/X
[15] -SMI SMI* TESTHI_0
[15] -A20M
-A20M K3 A20M* LGA775 TESTHI_1 W3 TESTHI1 R1269 62/6 TESTHI2_7
R1688 124/6/1 GTLREF2 -FERR R3 F25 TESTHI2_7
VTT_OR [15] -FERR FERR*/PBE* TESTHI_2 -THERM
[15] INTR
INTR K1 LINT0 (3/8) TESTHI_3 G25 R1689 62/6/X
NMI L1 G27
[15] NMI LINT1 TESTHI_4 -FERR
R1690 BC693 -IGNNE N2 G26 R1691 62/6/X
[15] -IGNNE IGNNE* TESTHI_5
210/6/1 1u/6/Y5V/10V/Z -STPCLK M3 G24
[15] -STPCLK STPCLK* TESTHI_6
VCCA A23 F24 R1271 62/6 -THERM
VCCA TESTHI_7 VCORE




www.kythuatvitinh.com
VSSA B23 P1 TESTHI11
VCOREPLL VSSA TESTHI_11 TESTHI12 R1272 62/6 -FERR
C23 VCCIOPLL TESTHI_12 W2
R1692 124/6/1 GTLREF3 VID[0..7] VCC_PLL D23 L2 -CPUSLP
VTT_OR [27] VID[0..7] VCC_PLL TESTHI_13 -FORCEPR -CPUSLP [15]
VID0 AM2 VID<0> FORCEPH AK6 -FORCEPR [26]
BC700 USE VCORE:FOR EXTREAM CPU
VID1 AL5 N1 CPUPWROK 1u/6/Y5V/10V/Z
VID<1> PWRGOOD CPUPWROK [15]
R1693 BC694 VID2 AM3 AL2 -PROCHOT RN135 62/8P4R/6
VID<2> PROCHOT* -PROCHOT [8,26] TESTHI12
210/6/1 1u/6/Y5V/10V/Z VID3 AL6 M2 -THERM 7 8
VID<3> THERMTRIP* -THERM [15] VTT_OL TESTHI1
VID4 AK4 A13 COMP0 5 6
VID5 VID<4> COMP<0> COMP1 TESTHI11
AL4 VID<5> COMP<1> T1 3 4
VID6 AM5 G2 COMP2 1 2 -CPUSLP
R1694 VID7 VID<6> COMP<2> COMP3
AM7 VID<7> COMP<3> R1
C VCC_PLL VRD_SEL AN7 J2 COMP4 R1695 62/6 CPU_G1 C