Text preview for : 5990-5392EN.pdf part of HP 5990-5392EN HP Publikacje 5990-5392EN.pdf



Back to : 5990-5392EN.pdf | Home

Simulation and Verification
of Pulse Doppler Radar Systems
Application Note
Dingqing Lu, Agilent Technologies Inc., USA




Modern radar systems that operate in environments with strong clutter, noise
and jamming require advanced digital signal processing techniques. Direct
analysis techniques often fail when designing such complex systems. Although
simulation is often used, most simulation tools do not have enough models and
integration capability to handle modern radar systems.

Introduction
This application note proposes a solution to this dilemma, a system-design methodology that uses SystemVue.
Examples will be used to illustrate how advanced Pulse Doppler (PD) surveillance radar with moving target detection
(MTD) and a constant false alarm rate (CFAR) processor can be designed by using a platform in the SystemVue tool. To
ensure the design works properly, the platform can be connected to instrumentation for system test and verification.
This allows users to reduce their system development time and cost, while also decreasing their chances of unexpected
system failures late in the system development process.


1.0 System Design Challenges
Advanced radar systems are very complex, necessitating sophisticated signal processing algorithms. Effective algorithm
creation requires both a platform for simulation and for verification. Models for signal generation, transmission, anten-
nas, T/R switching, clutter, noise, jamming, receiving, signal processing, and measurements are also needed to create
advanced algorithms. Most simulation tools do not have enough models and the integration capability needed to design
such complex algorithms. SystemVue provides an effective and efficient environment for algorithm creation.
2.0 Signal Processing Algorithm Creation Stage 2. Implement and test the algorithm
in hardware.
The system-design methodology proposed below uses
SystemVue. It concentrates on algorithm design for PD After the algorithm testing and verification are finished, it
radar systems. The development of MTD and CFAR pro- needs to be implemented in hardware. To accomplish this
cessors in a time-efficient manner are used as examples task, a hardware test platform must be created.
to better understand this methodology. To address these needs when creating the MTD and
To begin, consider the tasks undertaken by the radar DSP CFAR processor, a platform that provides the following
algorithm designer, which typically breaks down into the functionality is required:
following two stages: