Text preview for : Compal LA-5152P KAT00 UMA POITIER Montevina DA80000E510 0G913P Dell Studio 1745.pdf part of Dell Compal LA-5152P KAT00 UMA POITIER Montevina DA80000E510 0G913P Dell Studio 1745 Dell Compal LA-5152P KAT00 UMA POITIER Montevina DA80000E510 0G913P Dell Studio 1745.pdf



Back to : Compal LA-5152P KAT00 UMA | Home

A B C D E




Model Name: KAT00 UMA
1 PCB NO: LA-5152P 1




BOM P/N: 43169631L01




/
/x
su
2 2




Compal Confidential



p.
om
Schematic Document


yc
m
POITIER Montevina
//
3 3
p:

2008 / 06 / 15 Rev:1.0
tt
h




MB PCB
4 Part Number Description 4

DA80000E510 PCB 080 LA-5152P
REV1 UMA M/B

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL Title
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, Cover Sheet
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD Size Document Number Rev
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. A00
LA-5152P
Date: Monday, June 15, 2009 Sheet 1 of 51
A B C D E
5 4 3 2 1



Block Diagram Clock Generator
CPU ITP Port CK505
Compal confidential FAN Thermal Pentium-M ICS9LPRS387AKLFT
+1.05VS_CK505 P.7 +3VS_CK505
Model : KAT00 +5V_ALW EMC1402 Penryn -4MB (Socket P) +1.05VS_CK505
P.7 +1.5VS P.6
+3V_ALW uFCPGA CPU
+3.3V_ALW P.7 +1.05V_VCCP
+VCC_CORE 478pin P.7,8,9

D
Memory BUS (DDR3) DDRIII-DIMM X2 D
BANK 0, 1, 2, 3, 4 ,5 ,6 ,7 ,8
H_A#(3..35) H_D#(0..63) P.17,18
System Bus
CRT CONN VGA +1.5V
+5VS P.35 FSB 1066 MHz

INTEL Right Front Side. To Card-reader
LVDS CONN LVDS +1.5V 1066 MHz USB Port X1
+LCDVDD +5V_ALW subboard P.30
+3.3V_ALW P.35 Cantiga
Right behind side.
DPB +1.5VS 1329pin BGA USB Port1 X1 To Single USB
DP CONN +1.05V_VCCP
+5V_ALW
subboard P.30
+5VS P.37




/
DPC +3.3VS
HDMI P.10,11,12,13,14,15,16
Level shift Bluetooth




/x
HDMI CONN P.29
+5VS P.36 +5VS P.36
DMI
Touch Screen




su
+1.5VS P.32
C C
100MHz
To Card-reader subboard P.30
Camera




p.
P.30
USB2.0
8 IN 1 CONN +5V_ALW INTEL
S-ATA(1)
CardBus +5VS
ICH9-M Charge USB/E-SATA




om
+3VS
+RTC_CELL PCI-E
+3VS
OZ888GS0 +3.3VS
Ports X1
IEEE1394 +1.8VS 676pin BGA Azalia I/F +5V_ALW P.30
+3.3V_ALW_ICH
+1.5VS S-ATA(3)




yc
PCI Express BUS +1.05V_VCCP
P.19,20,21,22,23
Express Card SATA2 SATA1 SATA0 RTL8111DL RJ45
GPIO5




m
P.29 +3.3V_ALW P.24
LPC BUS E-ODD S-HDD-2 S-HDD-1
+3VS +3VS +3VS
FFS
PCIE3 PCIE2 PCIE1
// +3VS
+5VS P.28 +5VS P.28 +5VS P.28
33MHz
B P.20 Azalia Codec AMP Speaker
B


Mini Card 3 Mini Card 2 Mini Card 1 92HD73C MAX9736A
p:

+3.3VS B+ P.26
TV Tunner WLAN WWAN +VDDA P.25
+3VS +3VS +3VS
+1.5VS P.28 +1.5VS P.27 +1.5VS P.27 SPI Flash ROM
ENE KBC AMP
tt


P.30
MAX9736A Subwoofer
USB[x] USB[x] USB[x] KB926QFD3 16Mx1sector
AMP
h



B+ P.26
+RTC_CELL
MMB MAX4411x2
+3.3V_ALW P.30
P.32 P.25

DC IN To MMB subboard Dig. MIC
P.38
HeadPhone & P.29

MIC Jack
DC/DC Interface BATT IN 1.5V/0.75V +3.3VS
P.37~44 P.44 P.42 Int.KBD & Touch Pad
A BL P.31 P.31
A


Power Sequence ME & LED CHARGER 3V/5V
P.39 P.40 DELL CONFIDENTIAL/PROPRIETARY
P.34
Compal Electronics, Inc.
1.05V/1.8V PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
Title

P.41 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, Block Diagram
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD Size Document Number Rev
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. A00
LA-5152P
Date: Monday, June 15, 2009 Sheet 2 of 51
5 4 3 2 1
A




O MEANS ON X MEANS OFF
Voltage Rails

Symbol Note :




/
power +5VS : means Digital Ground
plane +3VS




/x
+1.8VS
+5VALW +1.5V
+1.5VS : means Analog Ground
+B
+1.1VS
+3VALW




su
+VCCP @ : means just reserve , no build
+0.75VS DEBUG@ : means just reserve for debug.
State
+CPU_CORE




p.
om
USB Port Device SATA Port Device PCIE Port Device
S0 0 0 1
1 O O O O USB&ESATA JSATA2 JWWAN1 1




1 Reader/BD 1 JSATA1 2 JWLAN1




yc
S1 2 2 3
O O O O USB board JESA1 JWPAN1
3 NC 3 JODD 4 Reader/BD (OZ888)
S3 4 5
O O O X WLAN JEXP1




m
5 WWAN 6 RTL8111DL
S5 S4/AC 6
O O X X WPAN
7 Express
S5 S4/ Battery only
//
O 8 NC
X X X 9 Touch screen
S5 S4/AC & Battery 10 Bluetooth
X X X X
p:

don't exist
11 Camera
tt
h




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL Title
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, Note List
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD Size Document Number Rev
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. 1A
LA-5152P
Date: Monday, June 15, 2009 Sheet 3 of 45
A
5 4 3 2 1




7700mA
D 44000mA D


VR_ON SI4392DY
ISL6266ACRZ-T +1.5VS
+CPU_CORE (Q45)
(PU10)
ADAPTER


9794mA ?mA
SYSON TPS51117RGYR SUSP# RT9026
B+ +1.5V +0.75VS
(PU8) (PU11)
BATTERY




/
/x
9857mA
SUSP# TPS51117RGYR 0 Ohm
+1.05V_VCCPP +1.05VS_CK505
(PU6)
CHARGER




su
C C
SUSP# TPS51427
(PU5)




p.
om
+5VALW +3VALW
R03 modify
R03 modify
SUSP USB_EN# EN_EOL# SUSP SUSP SUSP#

4800BDY TPS2062ADR SI3456BDY FBM-11-160808-601-T SI4392DY RT9025




yc
(Q5) (U17) (Q3) (L29) (Q50) (PU13)
4400mA
2000mA 160mA 20mA 7700mA 669mA
+LAN_IO +EC_AVCC +3VS +1.8VS




m
+5VS +5V_CHGUSB EN_EOL#
VDDEN
// RTL8111DL 0 Ohm SI2310BDS-T1-E3
B
FUSE (U9) +3VS_CK505 B
+CRT_VCC (Q25)
+LAN_VDD 0 Ohm
p:

0 Ohm +DVDD_AUDIO +LCDVDD
+AVDD_AUDIO
0 Ohm
tt


0 Ohm +3V_WLAN
+5VS_KBL
h



0 Ohm
+3V_WLAN




A A




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL Title
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, Power Rail
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD Size Document Number Rev
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. A00
LA-5152P
Date: Monday, June 15, 2009 Sheet 4 of 51
5 4 3 2 1
5 4 3 2 1




2.2K 2.2K

+3VALW +3.3VS
D 2.2K 2.2K D

G16 ICH_SMBCLK ICH_SM_DA 200
2N7002 ICH_SM_CLK
A13 ICH_SMBDATA 202 DIMMA SMBUS Address 0xA0
2N7002
10K
ICH9-M 200
202 SMBUS Address 0XA4
DIMMB



10 SMBUS Address Read D3 (H)
CLK GEN
9 SMBUS Address Write D2 (H)




/
/x
FFS
4.7K

+3VALW




su
C
4.7K C


77 EC_SMB_CK1 100 ohm 7
SCL1 BATTERY
78 EC_SMB_DA1 100 ohm 6




p.
SDA1 CONN
4.7K




om
4.7K +3VS Need make sure EC will disable this SMB port in S5 /AC mode.
KBC SCL2 112 EC_SMB_CK2 32
30
WLAN SMBUS Address [TBD]
111 EC_SMB_DA2
SDA2




yc
32
KB926QFD3 4.7K 30 WPAN SMBUS Address [TBD]




m
+3VS
4.7K
32
17 EC_FB_SCLK 30
WWAN SMBUS Address [TBD]
18 EC_FB_DATA
// MMB
B B

32
EXPRESS
SMBUS Address [TBD]
p:

30 CARD
tt


8
Thermal
7 Sensor SMBUS Address: 100_1100 b
h




I2C / SMBUS ADDRESSING

DEVICE HEX ADDRESS
DDR SO-DIMM 0 A0 10100000
DDR SO-DIMM 1 A4 10100100
CLOCK GENERATOR (EXT.) D2 11010010


A A




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL Title
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, SMBUS TOPOLOGY
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD Size Document Number Rev
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. 3.0
LA-5152P
Date: Monday, June 15, 2009 Sheet 5 of 45
5 4 3 2 1
5 4 3 2 1


U1 +3VS_CK505
Routing the trace at least 10mil Level shift on ICH side. R1
+3VS 1 2
@ R4 1




0.1U_0402_10V7K~D




0.1U_0402_10V7K~D
0.1U_0402_10V7K~D




0.1U_0402_10V7K~D




0.1U_0402_10V7K~D
2 0_0402_5%




22U_0805_6.3V6M~D




0.1U_0402_10V7K~D




0.1U_0402_10V7K~D
CLK_XTAL_OUT 9 CLK_SMBDATA 0_0805_5%
SDATA ICH_SM_DA <17,18,20,21>
+3VS_CK505 6 1 1 1 1 1 1 1
VDDREF




2
@ CLK_XTAL_IN
SCLK 10 CLK_SMBCLK @ R3 1 2 0_0402_5% ICH_SM_CLK <17,18,20,21>




C2
C1
C1




C3




C4
C4




C5
C5