Text preview for : Quanta_JX6_Dell_D531_mgd_Rev-d3b.pdf part of Quanta Quanta JX6 Dell D531 mgd Rev-d3b Quanta Quanta_JX6_Dell_D531_mgd_Rev-d3b.pdf



Back to : Quanta_JX6_Dell_D531_mgd_ | Home

5 4 3 2 1




D D




Quanta Project Name: JX6
C

Dell Project Name: MGD Lite C




2007-03-01
REV : D3B
A00/X-Build Stage




B B




A A




QUANTA
Title
COMPUTER
COVER PAGE

Size Document Number Rev
MGD 3A

Date: Friday, March 02, 2007 Sheet 1 of 89
5 4 3 2 1
1 2 3 4 5 6 7 8




JX6 MGD-INTEGRATED SYSTEM
RESET CIRCUIT
PG 43
CPU VR


DC/DC
PG 50

PG 47
POWER SW
JX6_PCB
PG 42 +3.3V_ALW/+5V_ALW/+15V_ALW
CPU HDT
DEBUG PORT REGULATOR
A PG 42 A
PG 10 BATT VCC_NB
PG 46
CLOCK CHARGER
AMD S1 REGULATOR
DDR2-SODIMM1 CH1 DDR II 533/667/800 MHz PG 48
Turion 64 Rev.F Dual-Core/ ICS951462 AC/BATT +1.8V_SUS/+1.2V_VCCP
PG 17,18 PG 51 +1.5V_RUN/+0.9V_DDR_VTT
Sempron Rev.F Single-Core CONNECTOR
Dual-Core 35W / Single-Core 25W
PG 7
DDR2-SODIMM2 CH2 DDR II 533/667/800 MHz (638 S1g1 socket)
PG 17,18
PG 8,9,10,11
CRT CONN.
VGA
HT_LINK PG 21
DDR2-MEMORY DEVICE DVI
533 MHZ DDR II
8MX16X4 84-PIN FBGA
E-Switch VGA
PG 16 BCM 5755M
PCIE(L2) PI3L500 DVI
Panel CONN. LVDS RS690 +3.3V_LAN
PG 30
B
PG 20 PG 31 RJ45/Magnetics B

TVOUT
465 FCBGA
PG 31
PCIE(L1) MINI-CARD
PG 12,13,14,15,16 WLAN
PG 35

33MHz PCI DOCKING
A_LINK CARDBUS/1394 CONNECTOR
USB2.0 (P6)
USB2.0 (P4) OZ711EZ1TN
D-Module
IDE PG 32 PG 36
PG 27
S-Video CONN
HD-AZALIA
PG 22
SATA - HDD SATA SB600
PG 27 AUDIO/AMP
MDC STAC9205 S/PDIF
C USB2.0 (P0,P1) C
Side External USBX2 549 BGA PG 34 PG 28
PG 33 USB2.0 (P8)
USB2.0 (P2,P3) RJ11 Tip Audio
Rear External USBX2 PG 23,24,25,26
USB2.0 (P7) for Dock Ring Jacks
PG 33
PG 36 PG 34 PG 29
LPC SPI
Bluetooth
PG 41
SIO EC BC
ECE5018 MEC5025 Keyboard ECE1077
Expander BC 128KB Flash Controllor
USB 2.0 Hub(4) TMKBC PG 37

128 Pins VTQFP 128 Pins VTQFP
PG 38 PG 39 Keyboard
D D

SPI PS/2
PG 40
FAN & THERMAL Serial Port FLASH Touchpad/ QUANTA
EMC4001 SST25VF016B Stick point
USER COMPUTER
PG 19 PG 33 PG 37 PG 41 Title
System Block Diagram
INTERFACE
PG 40 Size Document Number
MGD
Rev
1A

Date: Thursday, March 01, 2007 Sheet 2 of 89
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8


INDEX Power States
Control S3/ S4/ S5/
Pg# Description Power Rail S0/M0 S3/M1 S3/M1 S4/M1
Signal M-off M-off M-off
1 Schematic Block Diagram
2 Front Page +3.3V_ALW
3-4 Merom
+5V_ALW
5-10 Crestline
A 11-14 ICH8M +3.3V_LAN A

15-16 DDRII SO-DIMM(200P)
17 Clock Generator
18-23 VGA
24 LCD Conn. & SSP
+1.8V_SUS
25 CRT Conn
26 SATA & IDE Conn +0.9V_DDR_VTT
27 PCCARD/Conn & 1394
+5V_SUS
28 Express Card & Smart Card
29 Mini Card +3.3V_SUS
30 MDC Conn.
+5V_RUN
31 SIO (MEC5025)
32 SIO (MEC5018) +3.3V_RUN
33 SERIAL PORT & USB
+1.8V_RUN
34 Flash ROM, RTC & ECE1077
B 35 TP,BT & FIR +1.25V_RUN B


36 Switch,Keyboard & LED
+1.5V_RUN
37 FAN & Thermal
38-39 Audio CODEC(STAC9205)/Phone Jack +1.05V_VCCP
40-41 LOM (Nineveh)/Switch
VCC_VCRE
42-43 Docking Conn/Q-Switch
44 System Reset Circuit +LCDVCC
45-46 Battery Selector & Charger
+5V_MOD
47 DDR2_1.8VSUS, 0.9V
48 1.5VSUS,1.05V(VTT)
49 VGA DC/DC,1.25V,1.05V
50 CPU_MAX8786(3phase)
51 D/D Power
52 RUN Power Switch
53 DCIN,Batt
C C
54 PAD& SCREW
55 EMI CAP
56 SMBUS BLOCK




D D




QUANTA
Title
COMPUTER
Index, DNI, Power & Ground

Size Document Number Rev
MGD 1A

Date: Thursday, March 01, 2007 Sheet 3 of 89
1 2 3 4 5 6 7 8
5 4 3 2 1




POWER STATES
Signal SLP SLP ALWAYS SUS RUN CLOCKS
S3# S5# PLANE PLANE PLANE
USB PORT# DESTINATION
State

0 Side Pair Top
D
S0 (Full ON) HIGH HIGH ON ON ON ON D


1 Side Pair Bottom
S3 (Suspend to RAM) LOW HIGH ON ON OFF OFF

2 Rear Bottom as viewed from the back
S4 (Suspend to DISK) LOW HIGH ON OFF OFF OFF

3 Rear Top as viewed from the back
S5 (SOFT OFF) LOW LOW ON OFF OFF OFF
SB600 4 Floppy Disk

5

6 Cardbus

7 BT

8 Dock
C
PM TABLE C


+5V_RUN 9
+3.3V_RUN
+2.5V_RUN 1 NC
power
plane +15V_ALW +5V_SUS +1.8V_RUN
+5V_ALW +3.3V_SUS +1.2V_RUN 2 NC
+3.3V_ALW +1.8V_SUS +1.5V_RUN
ECE5018
+1.2V_ALW_SUS +0.9V_DDR_VTT +VCC_CORE 3 NC
+NB_CORE
State 4 NC

S0 ON ON ON


S3 ON ON OFF


B
S5 S4/AC ON OFF OFF B




S5 S4 on Battery OFF OFF OFF


PCI EXPRESS DESTINATION

Lane 0 MINI CARD-1 WWAN
PCI TABLE Lane 1 MINI CARD-2 WLAN

PCI DEVICE IDSEL REQ#/GNT# PIRQ Lane 2 LOM

Lane 3 None
CardBus AD17 REQ#1/GNT#1 IRQ_SERIRQ
IRQD

A
Docking AD24 REQ#0/GNT#0 PIRQA A




QUANTA
Title
COMPUTER
ATHLON64 HT I/F

Size Document Number Rev
MGD 1A

Date: Thursday, March 01, 2007 Sheet 4 of 89
5 4 3 2 1
5 4 3 2 1




D
ADAPTER D




RUN_ON
+PWR_SRC FDS4435BZ +INV_PWR_SRC


BATTERY




ALW_ON
+5V_ALW2




1.2V_ALW_SUS_ON
ISL6236 +5V_ALW
MAX8774 ISL6236 MAX8632
C C


MAX8731 +15V_ALW




CPU_VCORE_ENABLE




NB_VCORE_RUN_ON
Charger



ALW_ON




ALW_ON




DDR_ON




DDR_ON
+1.2V_ALW_SUS




1.2V_RUN_ON
+5V_ALW +3.3V_ALW +VCC_CORE +NB_CORE +1.8V_SUS +0.9V_DDR_VTT

FDS8880

ENAB_3VLAN
3.3V_RUN_ON




SUS_ON
B B

Si4336DY FDS6670AS FDC655BN




1.8V_RUN_ON




1.5V_RUN_ON
FDC655BN FDC655BN SI4810 793475 FDC655BN FDC655BN MAX8794
+1.2V_RUN
+3.3V_RUN +3.3V_LAN +3VSUS
AUDIO_AVDD_ENABLE




SUS_ON
MODC_EN#
HDDC_EN#




RUN_ON




5755M +1.8V_RUN +1.5V_RUN
REGCTL_PNP12

PBSS5540Z
EMC4001 +1.2V_LOM
( Q40 )
+5V_HDD +5V_MOD +5V_RUN +VDDA +5V_SUS
REGCTL_PNP25
A MBT35200MT1G A



( Q39) +2.5V_LOM
L?
(Option) +2.5VRUN QUANTA
Title
COMPUTER
ATHLON64 HT I/F

Size Document Number Rev
MGD 1A

Date: Thursday, March 01, 2007 Sheet 5 of 89
5 4 3 2 1
1 2 3 4 5 6 7 8
SMBUS Address [C8] +3.3V_RUN
+3.3V_SUS
5755M
2.2K 2.2K
2.2K 2.2K LOM
SB_SMBCLK C7 C8
C3 MEM_SCLK 197
2N7002
+3.3V_SUS DIMM0
A SB600 F3 SB_SMBDATA MEM_SDATA 195
A

2N7002
SMBUS Address [A0]
+3.3V_WLAN
+3.3V_ALW
197
2.2K 2.2K DIMM1
195
8.2K 8.2K
8 LCD_SMBCLK 6 SMBUS Address [A2]

SMBUS Address [58] 2N7002 WLAN_SMBCLK 30
7 LCD_SMBDAT +3.3V_ALW 5 INV
+3.3V_RUN WLAN
+3.3V_ALW Inverter WLAN_SMBDATA 32
2N7002
SMBUS Address [TBD]
2.2K 2.2K
2.2K 2.2K
B B

13 CKG_SMBCLK CLK_SCLK 16
2N7002
SMBUS Address [D2]
12 CKG_SMBDAT +3.3V_ALW CLK GEN.
CLK_SDATA 17
+5V_ALW 2N7002


8.2K 8.2K
SIO 6 DOCK_SMB_CLK 39
SMBUS Address [C4, 72, 70, 48]
DOCK_SMB_DAT +5V_ALW DOCKING
5 40
+3.3V_ALW


2.2K 2.2K
C Macallan IV C


SBAT_DH_SMBCLK 100
10 3
2'nd
SBAT_DH_SMBDAT +3.3V_ALW SMBUS Address [16]
9 4 BATTERY
+3.3V_ALW 100


2.2K 2.2K
100
112 PBAT_SMBCLK 3
BATTERY
PBAT_SMBDAT +3.3V_ALW 100 SMBUS Address [16]
111 4 CONN
+3.3V_ALW +3.3V_SUS

D
CHARGER D

4.7K 4.7K 2.2K 2.2K
SMBUS Address [12]
100 THERM_SMBCLK 9 10
12
QUANTA
EMC_SMBCLK
2N7002 GUARDIAN Title
COMPUTER
99 THERM_SMBDAT +3.3V_ALW SMBUS BLOCK
EMC_SMBDATA 11 Size Document Number Rev
2N7002 SMBUS Address [2F] MGD 1A

Date: Thursday, March 01, 2007 Sheet 6 of 89
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8


33 ohm +-25%@100MHz
25m ohm max DC resistance
3A current rating

+3.3V_RUN +3.3V_CLK
L27
1 2
+3.3V_CLK(40 mils)
BLM18PG330SN1B




1




1




1




1




1




1




1




1
0603 C125 C133 C166 C169 C129 C174 C137 C179
1




C599 220 ohm @100MHz
10U 22U_6.3V_0805 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V
300mA current rating




2




2




2




2




2




2




2




2
10
2




X5R +3.3V_RUN
A A
EP L66
0805 +3.3V_CLK_VDDA