Text preview for : ASUS_Z84FM.pdf part of asus ASUS Z84FM asus ASUS_Z84FM.pdf



Back to : ASUS_Z84FM.pdf | Home

5 4 3 2 1


01_Block Diagram
02_System Setting
03_CPU-YONAH(HOST)
04_CPU-YONAH(PWR) CPU CLOCK GEN
05_NB-945GM(HOST)
06_NB-945GM(DMI & CFG) YONAH MEROM
31W 34W
ICS 954310
Z84FM
07_NB-945GM(GRAPHIC)
D 08_NB-945GM(DDR2) D


09_NB-945GM(PWR) PSB THERMAL CONTROL
10_NB-945GM(PWR2) 667MHz MAX6657MSA
11_NB-945GM(GND)
12_SB-ICH7M(1)
LVDS DDR2
13_SB-ICH7M(2)
LCD NORTH DDR2 SO-DIMM0
14_SB-ICH7M(3)
533/667MHz
15_SB-ICH7M(PWR)
RGB
BRIDGE
16_DDR2 SO-DIMM0
CRT Intel
17_DDR2 SO-DIMM1 DDR2
18_DDR2 TERMINATION
945GM DDR2 SO-DIMM1
19_CRT 533/667MHz
TV-OUT




www.kythuatvitinh.com
20_LVDS & INVERTER CONNECTOR
S-Video & Composite Video
21_TV OUT CONN
22_THER SENSOR & FAN x4 DMI
C 23_CLOCK GEN-ICS954310 Debug Conn. C

24_SWITCH LPC
25_DISCHARGE SATA
26_LAN-RTL8110SCL SATA HDD
LPC
27_MDC&RJ45&RJ11 TPM 1.2 SOUTH PATA
28_MINI CARD INFINEON SLB9635 ODD
29_CARD1394-R5C832(1) BRIDGE
30_CARD1394-R5C832(2)
31_4 in 1 CARD READER ICH7-M
32_NEWCARD
EC
ISA ROM ITE IT8510E HD,Audio Earphon/SPDIF
33_CODEC-ALC882
34_AUDIO AMP & JCAK
AZALIA CODEC AUDIO AMP
35_EC-IT8510E Realtek ALC882
EXT MIC
36_Touch Pad & KB Internal KB Touch Pad
37_USB CONN CBB Synaptics INT MIC*2
B
38_ISA ROM PCI MDC B
39_LED
4 in 1 Card
40_DC & BAT IN
Reader Card Reader USB
41_Debug CONN.
42_SATA-HDD & ODD & E-SATA
1394 PCIE x1
43_SREW HOLE
1394
Ricoh E-SATA
44_TPM
R5C832 JMB360

45_BT PCIE x1
46_POWER_FLOWCHART MINICARD
47_POWER_CHARGER
48_POWER_SYSTEM_+3VO & +5VO
49_POWER_VCORE
PCIE x1
50_POWER_I/O_DDR & VTT
NEWCARD
51_POWER_I/O_1.5VS & 1.15VS
PCI
52_POWER_I/O_+3VAO & +2.5VS LAN USB Port X4
A
53_POWER_LOAD SWITCH
Digitally signed by dd Realtek RTL8110SCL A
54_POWER_GOOD_DETECTER
55_POWER_SIGNAL DN: cn=dd, o=dd, ou=dd,
56_History email=dddd@yahoo. Bluetooth 2.0G

57_Power Sequence
com, c=US Title : Block Diagram
Date: 2009.11.28 07:28:03 CMOS Camera ASUSTek Computer INC.
Size Project Name
Engineer: Alan Chen
Rev
+07'00' 1.3M Pixels Custom Z84FM
Date: Thursday, October 05, 2006 Sheet 1 of 57
2.0

5 4 3 2 1
5 4 3 2 1

EC GPIO SETTING Pin Pin Name Signal Name Type
48 GPH0 VSUS_ON O
Pin Pin Name Signal Name Type 54 GPH1 VSUS_GD# I
32 PWM0/GPA0 BL_PWM_DA O
55 GPH2 CPUPWR_GD# I
33 PWM1/GPA1 FAN_PWM O
69 GPH3 PM_PWRBTN# O PCI Device IDSEL# REQ/GNT# Interrupts
36 PWM2/GPA2 CLK_PWRSAVE# O
70 GPH4 SUSC_ON O
37 PWM3/GPA3 /
75 GPH5 SUSB_ON O CARD READER AD17 0 INTB-->INTB
38 PWM4/GPA4 CHG_LED_UP# O
76 GPH6 CPU_VRON O 1394 AD17 0 INTA-->INTA
D 39 PWM5/GPA5 PWR_LED_UP# O D
105 GPH7 PM_RSMRST# O LAN AD16 2 INTA-->INTD
40 PWM6/GPA6 /
148 GPI0 ICH7_PWROK O
43 PWM7/GPA7 LCD_BACKOFF# O
149 GPI1 /
153 RXD/GPB0 NUM_LED O
152 GPI2 MCHOK I
154 TXD/GPB1 CAP_LED O SM-Bus Device SM-Bus Address
155 GPI3 CHG_EN# O
162 GPB2 SCRL_LED O Clock Generator 1101001x ( D2 )
156 GPI4 PRECHG O
163 SMCLK0/GPB3 SMB0_CLK I/0 SO-DIMM 0 1010000x ( A0 )
168 GPI5 BAT_LL# O
164 SMDAT0GPB4 SMB0_DAT I/0 SO-DIMM 1 1010001x ( A2 )
174 GPI6 BAT_LEARN O
5 GA20/GPB5 A20GATE O Thermal Sensor 0101110x ( 5C )
6 KBRST#/GPB6 RC_IN# O
ICH7-M GPIO SETTING
165 GPB7 /
47 CLKOUT/GPC0 /
Pin Pin Name Signal Name Type Power_Well Default
AB18 GPIO00/BM_BUSY# PM_BMBUSY# I Core(To:3.3V) GPI




www.kythuatvitinh.com
169 SMCLK1/GPC1 SMB1_CLK I/0
C8 GPIO01/REQ5# PCI_REQ#5 I/O Core(To:5V) GPI
170 SMDAT1/GPC2 SMB1_DAT I/0
G8 GPIO02/PIRQE# PCI_INTE# I(OD) Core(To:5V) GPI
171 GPC3 Mail_LED O
F7 GPIO03/PIRQF# PCI_INTF# I(OD) Core(To:5V) GPI
C 172 TMRI0/WUI2/GPC4 AC_OK# I C
F8 GPIO04/PIRQG# PCI_INTG# I(OD) Core(To:5V) GPI
175 GPC5 OP_SD# O
G7 GPIO05/PIRQH# PCI_INTH# I(OD) Core(To:5V) GPI
176 TMRI1/WUI3/GPC6 BAT_IN_OC# I
AC21 GPIO06 NC I/O Core(To:3.3V) GPI
1 CK32KOUT/GPC7 /
AC18 GPIO07 WLAN_BT_LED_EN# I Core(To:3.3V) GPI
26 RI1#/WUI0/GPD0 SUSB# I
E21 GPIO08 EXTSMI# I SUS(To:3.3V) GPI
29 RI2#/WUI1/GPD1 SUSC# I
E20 GPIO09 SATA_DET#0 I/O SUS(To:3.3V) GPI
30 LPCRST#/WUI4//GPD2 PLT_RST# I
A20 GPIO10 WLAN_ON# O SUS(To:3.3V) GPI
31 ECSCI#/GPD3 EXT_SCI# O
B23 SMBALERT#/GPIO11 SMB_ALERT# I/O SUS(To:3.3V) Native
41 GPD4 /
F19 GPIO12 KBC_SCI# I SUS(To:3.3V) GPI
42 GINT/GPD5 /
E19 GPIO13 TP I/O SUS(To:3.3V) GPI
62 TACH0/GPD6 FAN0_TACH I
R4 GPIO14 NC I/O SUS(To:3.3V) GPI
63 TACH1/GPD7 /
E22 GPIO15 CB_SD# I/O SUS(To:3.3V) GPI
87 ADC4/GPE0 EMAIL_SW# I
AC22 GPIO16 PM_DPRSLPVR O Core(To:3.3V) Native
88 ADC5/GPE1 INTERNET# I
D8 GPIO17/GNT5# PCI_GNT#5 I/O Core(To:3.3V) GPO
89 ADC6/GPE2 PWR4G_SW# I
AC20 GPIO18/STP_PCI# STP_PCI# O Core(To:3.3V) GPO
90 ADC7/GPE3 DISTP_SW# I
B AH18 GPIO19/SATA1GP NC O Core(To:3.3V) GPI B
2 PWRSW/GPE4 PWR_SW# I
AF21 GPIO20/STP_CPU# STP_CPU# O Core(To:3.3V) GPO
44 WUI5/GPE5 /
AE19 GPIO21/SATA0GP NC I/O Core(To:3.3V) GPI
24 LPCPD#/WUI6/GPE6 LID_EC# I
A13 GPIO22/REQ4# PCI_REQ#4 I/O Core(To:3.3V) Native
25 CLKRUN#/WUI7/GPE7 /
AA5 LDRQ1#/GPIO23 TP I/O Core(To:3.3V) Native
110 PS2CLK0/GPF0 /
R3 GPIO24 NC I/O SUS(To:3.3V) GPO
111 PS2DAT0/GPF1 /
D20 GPIO25 NC I/O SUS(To:3.3V) GPO
114 PS2CLK1/GPF2 / I
A21 GPIO26/EL_RSVD NC I/O SUS(To:3.3V) GPO
115 PS2DAT1/GPF3 / I
B21 GPIO27/EL_STATE0 PD_DET# I/O SUS(To:3.3V) GPO
116 PS2CLK2/GPF4 TP_CLK I/0
E23 GPIO28/EL_STATE1 NC I/O SUS(To:3.3V) GPO
117 PS2DAT2/GPF5 TP_DAT I/0
C3 GPIO29/OC#5 USB_OC#5 I/O SUS(To:3.3V) Native
118 PS2CLK3/GPF6 /
A2 GPIO30/OC#6 NEWCARD_OC# I SUS(To:3.3V) Native
119 PS2DAT3/GPF7 /
B3 GPIO31/OC#7 USB_OC#7 I/O SUS(To:3.3V) Native
113 FA16/GPG0 FA16 O
AG18 GPIO32/CLKRUN# PM_CLKRUN# O Core(To:3.3V) GPO
112 FA17/GPG1 FA17 O
AC19 GPIO33/AZ_DOCK_EN# BT_ON# O Core(To:3.3V) GPO
104 FA18/GPG2 FA18 O
A U2 GPIO34/AZ_DOCK_RST# NC I/O Core(To:3.3V) GPO A
103 FA19/GPG3 /
AD21 GPIO35 NC I/O Core(To:3.3V) GPO
3 FA20/GPG4 THRM_CPU# I
AH19 GPIO36/SATA2GP NC I/O Core(To:3.3V) GPI
4 FA21/GPG5 / 2.0G
AE19 GPIO37/SATA3GP PCB_ID0 I Core(To:3.3V) GPI
27 LPC80HL/GPG6 PMTHERM# O
28 LPC80LL/GPG7 AC_APR_UC# I
AD20 GPIO38 PCB_ID1 I Core(To:3.3V) GPI Title : <br> AE20 GPIO39 PCB_ID2 I Core(To:3.3V) GPI ASUSTek Computer INC. Engineer: Alan Chen<br> A14 GNT4#/GPIO48 PCI_GNT#4 I/O Core(To:3.3V) Native Size Project Name Rev<br><br> AG24 GPIO49/CPUPWRGD H_PWRGD I V_CPU_IO Native<br> Custom Z84FM 2.0<br> Date: Thursday, October 05, 2006 Sheet 2 of 57<br> 5 4 3 2 1<br> 5 4 3 2 1<br><br><br><br><br> +VCCP<br><br><br><br>D D<br> U1A U1B<br> 5 H_A#[16:3] 5 H_D#[15:0] H_D#[47:32] 5<br><br><br><br><br> 2<br> H_A#3 J4 H1 H_D#0 E22 AA23 H_D#32<br> A[3]# ADS# H_ADS# 5 D[0]# D[32]# H_D#33<br> H_A#4 L4 E2 RN59A H_D#1 F24 AB24<br> A[4]# BNR# H_BNR# 5 D[1]# D[33]# H_D#34<br> H_A#5 M3 G5 H_D#2 E26 V24<br> A[5]# BPRI# H_BPRI# 5 D[2]# D[34]# H_D#35<br> H_A#6 K5 56Ohm H_D#3 H22 V26<br> A[6]# D[3]# D[35]#<br><br><br><br><br> DATA GRP 2<br> H_A#7 M1 H5 H_D#4 F23 W25 H_D#36<br> A[7]# DEFER# H_DEFER# 5 D[4]# D[36]#<br><br><br><br><br> ADDR GROUP 0<br><br><br><br><br> DATA GRP 0<br> H_A#8 N2 F21 H_D#5 G25 U23 H_D#37<br> A[8]# DRDY# H_DRDY# 5 D[5]# D[37]# H_D#38<br> H_A#9 H_D#6<br><br><br><br><br> 1<br> J1 A[9]# DBSY# E1 H_DBSY# 5 E25 D[6]# D[38]# U25<br> H_A#10 N3 H_D#7 E23 U22 H_D#39<br> H_A#11 A[10]# H_D#8 D[7]# D[39]# H_D#40<br> P5 A[11]# BR0# F1 H_BR0# 5 K24 D[8]# D[40]# AB25<br> H_A#12 P2 H_D#9 G24 W22 H_D#41<br> H_A#13 A[12]# H_IERR# H_D#10 D[9]# D[41]# H_D#42<br> L1 A[13]# IERR# D20 J24 D[10]# D[42]# Y23<br> H_D#43<br><br><br><br><br> CONTROL<br> H_A#14 P4 B3 H_D#11 J23 AA26<br> A[14]# INIT# H_INIT# 12 D[11]# D[43]# H_D#44<br> H_A#15 P1 H_D#12 H26 Y26<br> H_A#16 A[15]# H_D#13 D[12]# D[44]# H_D#45<br> R1 A[16]# LOCK# H4 H_LOCK# 5 F26 D[13]# D[45]# Y22<br> L2 H_D#14 K22 AC26 H_D#46<br> 5 H_ADSTB#0 ADSTB[0]# H_CPURST# D[14]# D[46]# H_D#47<br> B1 H_D#15 H25 AA24<br> 5 H_REQ#[4:0] H_REQ#0 RESET# H_CPURST# 5 D[15]# D[47]#<br> K3 REQ[0]# RS[0]# F3 H_RS#0 5 5 H_DSTBN#0 H23 DSTBN[0]# DSTBN[2]# W24 H_DSTBN#2 5<br> H_REQ#1 H2 F4 G22 Y25<br> REQ[1]# RS[1]# H_RS#1 5 5 H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 5<br> H_REQ#2 K2 G3 J26 V23<br> H_REQ#3 REQ[2]# RS[2]# H_RS#2 5 5 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 5<br> J3 REQ[3]# TRDY# G2 H_TRDY# 5<br> H_REQ#4 L5 REQ[4]# 5 H_D#[31:16] H_D#48 H_D#[63:48] 5<br> G6 H_D#16 N22 AC22<br><br><br><br><br> www.kythuatvitinh.com<br> 5 H_A#[31:17] HIT# H_HIT# 5 +VCCP D[16]# D[48]# H_D#49<br> H_A#17 Y2 E4 H_D#17 K25 AC23<br> A[17]# HITM# H_HITM# 5 D[17]# D[49]# H_D#50<br> H_A#18 U5 H_D#18 P26 AB22<br> H_A#19 A[18]# HBPM0# H_D#19 D[18]# D[50]# H_D#51<br> R3 A[19]# BPM[0]# AD4 R23 D[19]# D[51]# AA21<br> ADDR GROUP 1<br><br><br><br><br> H_A#20 W6 AD3 HBPM1# 06/02/09, refer H_D#20 L25 AB21 H_D#52<br> A[20]# BPM[1]# D[20]# D[52]#<br><br><br><br><br> DATA GRP 1<br><br> DATA GRP 3<br> H_A#21 U4 AD1 HBPM2# Z96F R1.0 H_D#21 L22 AC25 H_D#53<br> XDP/ITP SIGNALS<br><br><br><br><br> H_A#22 A[21]# BPM[2]# HBPM3# H_D#22 D[21]# D[53]# H_D#54<br> Y5 A[22]# BPM[3]# AC4 AGTL+ I/O L23 D[22]# D[54]# AD20<br><br><br><br><br> 4<br> H_A#23 U2 AC2 HBPM4# H_D#23 M23 AE22 H_D#55<br> A[23]# PRDY# D[23]# D[55]#<br>C<br> H_A#24 R4 A[24]# PREQ# AC1 H_PREQ# RN59B Voltage H_D#24 P25 D[24]# D[56]# AF23 H_D#56 C<br> H_A#25 H_TCK H_D#25 H_D#57<br> H_A#26<br> T5<br> T3<br> A[25]# TCK AC5<br> AA6 H_TDI CPU 56Ohm Reference H_D#26<br> P22<br> P23<br> D[25]# D[57]# AD24<br> AE21 H_D#58<br> A[26]# TDI D[26]# D[58]#<br> H_A#27 W3 A[27]# TDO AB3 H_TDO Debug +VCCP<br> H_D#27 T24 D[27]# D[59]# AD21 H_D#59<br> H_A#28 W5 AB5 H_TMS H_D#28 R24 AE25 H_D#60<br> H_A#29 A[28]# TMS H_TRST# Port H_D#29 D[28]# D[60]# H_D#61<br><br><br><br><br> 3<br> Y4 A[29]# TRST# AB6 L26 D[29]# D[61]# AF25<br> H_A#30 W2 C20 RSTCON# H_D#30 T25 AF22 H_D#62<br> A[30]# DBR# D[30]# D[62]#<br><br><br><br><br> 1<br> H_A#31 Y1 H_D#31 N24 AF26 H_D#63<br> A[31]# H_PROCHOT R3 D[31]# D[63]#<br> 5 H_ADSTB#1 V4 ADSTB[1]# PROCHOT# D21 5 H_DSTBN#1 M24 DSTBN[1]# DSTBN[3]# AD23 H_DSTBN#3 5<br> A24 1KOhm N25 AE24<br> THERMDA H_THERMDA 22 5 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 5<br> A6 A25 1% M26 AC20<br> THERM<br><br><br><br><br> 12 H_A20M# A20M# THERMDC H_THERMDC 22 5 H_DINV#1 DINV[1]# DINV[3]# H_DINV#3 5<br> 12 H_FERR# A5 FERR# GTL_REF H_COMP0<br><br><br><br><br> 2<br> 12 H_IGNNE# C4 IGNNE# THERMTRIP# C7 PM_THRMTRIP# 6,12 AD26 GTLREF COMP[0] R26<br> MISC H_COMP1<br> COMP[1] U26 AGTL+ I/O Buffer<br><br><br><br><br> 1<br> D5 U1 H_COMP2<br> 12 H_STPCLK# STPCLK# COMP[2]<br> R4 R5 1 Do Not Stuff<br> /X H_COMP3 Compensation<br> HCLK<br><br><br><br><br> 12 H_INTR C6 LINT0 2 C26 TEST1 COMP[3] V1<br> B4 A22 2KOhm<br> 12 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 23<br> A3 A21 1% R6 2 1 51.1Ohm D25 E5<br> 12 H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# 23 TEST2 DPRSTP# H_DPRSTP# 12<br> DPSLP# B5 H_DPSLP# 12<br><br><br><br><br> 2<br> AA1 RSVD[1] DPWR# D24 H_DPWR# 5<br> AA4 T22 GND CPU_BSEL0 B22 D6<br> RSVD[2] RSVD[12] 23 CPU_BSEL0 CPU_BSEL1 BSEL[0] PWRGOOD H_PWRGD 12<br> AB2 RSVD[3] GND 23 CPU_BSEL1 B23 BSEL[1] SLP# D7 H_CPUSLP# 5,12<br> AA3 CPU_BSEL2 C21 AE6<br> RSVD[4] H_DPRSTP# 23 CPU_BSEL2 BSEL[2] PSI# PM_PSI# 49<br> RESERVED<br><br><br><br><br> M4 RSVD[5] RSVD[13] D2<br> N5 RSVD[6] RSVD[14] F6 BCLK FSB BSEL2 BSEL1 BSEL0 SOCKET478P<br> T2 RSVD[7] RSVD[15] D3<br> V3 RSVD[8] RSVD[16] C1 1 133 533 L L H<br> <br/><br/><br/> <!-- Ezoic - Search Break Responsive - top_of_page --> <div id="ezoic-pub-ad-placeholder-110"> <script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script> <!-- Preview Manual Leaderboard Responsive --> <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-2156279550025329" data-ad-slot="6566435862" data-ad-format="auto" data-full-width-responsive="true"></ins> <script> (adsbygoogle = window.adsbygoogle || []).push({}); </script> </div> <!-- End Ezoic - Search Break Responsive - top_of_page --> <!-- Global site tag (gtag.js) - Google Analytics --> <script async src="https://www.googletagmanager.com/gtag/js?id=UA-2001630-7"></script> <script> window.dataLayer = window.dataLayer || []; function gtag(){dataLayer.push(arguments);} gtag('js', new Date()); gtag('config', 'UA-2001630-7'); </script> </body> </html>