Text preview for : ASUS 701SDX_MB. Schematic diagram. REV 1.1G.pdf part of asus ASUS 701SDX MB. Schematic diagram. REV 1.1G asus ASUS 701SDX_MB. Schematic diagram. REV 1.1G.pdf
Back to : ASUS 701SDX_MB. Schematic | Home
5 4 3 2 1
01_Block Diagram
02_System Setting
CPU
03_Power Sequence
04_EC Pin Define Celeron-M ULV CLOCK GEN 701SDX_MB
05_HISTORY (Dothan)
ICS9LPRS427
D 06_Clock Gen FCBGA479 D
07_Dothan_HOST
08_Dothan_PWR_GND THERMAL CONTROL R1.1G
09_910GML_HOST_DMI
10_910GML_DRAM
11_910GML_VGA_LVDS_TV
12_910GML_PWR
13_910GML_GND
NORTH On Board
14_ICH6-M_Azalia_GPIO_PCI_LAN LCD LVDS 2 TTL BRIDGE Memory
15_ICH6-M_USB_PCIE_DMI_IDE_SATA
16_ICH6-M_PWR_GND 910GML
17_Onboard DRAM_Top CRT
18_Onboard DRAM_Bottom
19_DDR2_Termination
C
20_ONBOARD_VGA C
21_LCD-CONN
22_WLAN LINE OUT
23_LAN
24_RJ45
25_Flash_Ctrl_JMF601 Debug Conn Speaker
26_On Board NAND Flash
AZALIA CODEC
27_USB_PORT
SOUTH Realtek ALC269
EXT MIC
28_CARD_READER EC BRIDGE
29_CAMERA ENE KBC3310
30_ALC269-1 INT MIC
31_ALC269-2 ICH6-M
32_ALC269-3 SPI ROM Internal KB Touch Pad
33_EC_ENE KB3310
34_Switch_SPI ROM_Debug Conn
B B
35_KB_Touch Pad
36_Thermal Sensor
37_LED
38_Discharge USB Port *3
39_PWR Jack
40_Srew Hole
41_EMI SD/MMC Card Reader WLAN
42_POWER FLOW AU 6336
Card Reader
43_CHARGER
44_VCORE
45_+3VO_+5VO Camera
46_VTT_DDR_+1.8V_HD
47_+1.8V
48_VCCP LAN RJ-45
49_1.5_2.5V On Board AR 8113
A
JMF601 A
NAND Flash
Flash Module Title : Block Diagram
ASUSTek Computer INC. Engineer: Hauld_Zhou
Size Project Name Rev
A3 701SDX_MB R1.1G
Date: Wednesday, August 13, 2008 Sheet 1 of 49
5 4 3 2 1
5 4 3 2 1
D ICH6 GPIO SETTING D
Pin Pin Name Connect to Type Input/Output Set
B7 GPI0/REQ6# 10K Pull +3V I fixed as Input only Pin Pin Name Connect to Type Input/Output Set
E8 GPI1 / REQ5# 10K Pull +3V I fixed as Input only AF17 GPI26/SATA0GP NC GPI (GPI)Input
D9 GPI2 / PIRQE# 10K Pull +3V I fixed as Input only R3 GPIO27 NC I/O Output
C7 GPI3 / PIRQF# 10K Pull +3V I fixed as Input only T3 GPIO28 NC I/O Output
C6 GPI4 / PIRQG# 10K Pull +3V I fixed as Input only AE18 GPI29 / SATA1GP PCBVER0 GPI (GPI)Input
M3 GPI5 / PIRQH# 10K Pull +3V I fixed as Input only AF18 GPI30 / SATA2GP NC GPI (GPI)Input
AD19 GPI6 / BMBUSY# NB BMBUSY# I Input AG18 GPI31 / SATA3GP PCBVER1 GPI (GPI)Input
AE19 GPI7 NC GPI fixed as Input only AF19 GPIO32 / CLKRUN# 10K Pull +3V I/O Input
R1 GPI8 EC KBC_SCI# GPI fixed as Input only AF20 GPIO33 NC I/O Output
C23 GPI9/OC4# 10K Pull +3V I Input AC18 GPIO34 NC I/O Output
D23 GPI10/OC5# 10K Pull +3V I Input NA GPIO35 NA NA NA
W6 GPI11 / SMBALERT# 10K Pull +3V I Input NA GPIO36 NA NA NA
M2 GPI12 NC GPI fixed as Input only NA GPIO37 NA NA NA
C C
R6 GPI13 EC EXTSMI# GPI fixed as Input only NA GPIO38 NA NA NA
C25 GPI14/OC6# 10K Pull +3V I Input NA GPIO39 NA NA NA
C24 GPI15 /OC7# 10K Pull +3V I Input F7 GPI40 / REQ4# 10K Pull +3V I Input
D8 GPO16/GTN6# NC O Output P4 GPI41 / LDRQ1# NC I Input
F6 GPO17 / GNT5# NC O Output NA GPIO42 NA NA NA
AC21 GPO18 / STP_PCI# Clock GEN STP_PCI# O Output NA GPIO43 NA NA NA
AB21 GPO19 WLAN_LED# GPO fixed as Output only NA GPIO44 NA NA NA
AD22 GPO20 / STP_CPU# STP_CPU# O Output NA GPIO45 NA NA NA
AD20 GPO21 NC GPO fixed as Output only NA GPIO46 NA NA NA
NA GPIO22 NA NA NA NA GPIO47 NA NA NA
AD21 GPO23 NC GPO fixed as Output only E7 GPO48 /GNT4# NC O Output
V3 GPIO24 WLAN I/O Output AC25 GPO49 / CPUPWRGD CPU Power Ok O Output
P5 GPIO25 NC I/O Output
B B
A A
Title : System Setting
ASUSTek Computer INC. Engineer: Kell_Huang
Size Project Name Rev
A3 701SDX_MB R1.1G
Date: Wednesday, August 13, 2008 Sheet 2 of 49
5 4 3 2 1
5 4 3 2 1
Signal S0/S1 S3 S4/S5 Power
*This sequence is for Battery Plug-in and no Adapter, Only Battery VSUS_ON H H L VSB
if Adapter Plug-in,the sequence change to: Adapter In VSUS_ON H H H VSB
A/D_DOCK_IN--->AC_BAT_SYS--->+3VA--->VSUS_ON--->+3VSB & +5VSB SUSB_ON H L L Main
--->VSUS_GD--->PM_REMRST#--->PWR_SW#--->PM_PWRBTN--->PM_SUSC#--->PM_SUSB#
SUSC_ON H H L DUAL
D 4 +3VA
D
2 A/D_DOCK_IN
3 AC_BAT_SYS
AP4800+H431 3
Adapter AC_BAT_SYS +1.8V_DUAL
7 APM7120 VTT_DDR
MAX8724ETI +3VSB 8 13 SUSC_ON
2 +5V RT9173
BAT_CON VSUS_GD
Battery 2*PMBS3904
APM7120 7 +2N7002
6 VSUS_ON +5VSB
7 +5VSB 15 +5V
AP2301
3 14 SUSB_ON
AC_BAT_SYS
7 AC_VCC
PMB3904
6 VSUS_ON 7 +3VSB 15
+AP2310 +3V
SI4835BDY
14 SUSB_ON
21 +VCCP +3V
15 16 +2.5V
C C
24 LM358+
VCORE H_CPURST# 29 15 +5V
NB 910GM PMBT2222
DOTHAN CPU
PM_PWROK
23 26 +1.8V_DUAL 16
VID[0..5] +1.5V
LM358+
15 +5V
VRM_PWRGD
PLT_RST#
25 AP70T03
(PLT_RST# is 34--41 RTCCLK(=1mS)
later than PM_PWROK,H_CPURST# is 7 AC_VCC
(logic AND of 28 1mS after PLT_RST#)
AC_BAT_SYS 21
PWROK and 27 3 22
VRM_PWROK) H_PWRGD +VCCP VCCP_OK
7 APW7120 DELAY
+5VSB 20
VCC_RTC
1 RTCRST# 1.05V_OCSET
+ LM358+
SB ICH6 19 CPU_VRON
PMBT2222
(160mS after VRM_PWRGD)
BATT
B B
28 CLK_PCI_EC
PM_PWRBTN#
PM_RSMRST#
11 12 22
PCI_RST#
PM_PWROK
VCCP_OK CLK_PCIE_ICH
23
PM_SUSC#
PM_SUSB#
CYS28442
CLK_BCLK_CPU
9 10 26
4 +3VA VSUS_GD
8
3 AC_BAT_SYS 24 VCORE
5 PWR_SW#
13 SUSC_ON 14 +5V 22
VCCP_OK
VSUS_ON
6 VID[0..5]
23 ISL6218CRZ
14 SUSB_ON 25
EC KB3110 VCORE_PG VRM_PWRGD
AND
25 19 CPU_VRON
VRM_PWRGD
19 CPU_VRON
A A
(55mS after SUSB_ON)
28 PCI_RST# IDE FLASH
28 PLT_RST# 28 PLT_RST# Title : Power Sequence
CONTROLLOR LAN ASUSTek Computer INC. Engineer: Kell_Huang
ATTANSIC L2 MINICARD
SM223 Size Project Name Rev
A3 701SDX_MB R1.1G
Date: Wednesday, August 13, 2008 Sheet 3 of 49
5 4 3 2 1
5 4 3 2 1
EC KB3310 GPIO SETTING
Pin No. Pin Name Signal Name Type NOTE Pin No. Pin Name Signal Name Type NOTE EC KB3310 Other Pin SETTING
1 GA20 A20GATE O A20GATE 70 GPO3D LCD_BACKOFF# O LCD_BACKOFF# Pin No. Pin Name Signal Name Type NOTE
2 KBRST# RC_IN# O KBRST# 71 GPO3E CLK_PWRSAVE# O Active when BAT_IN=1 and 3 SERIRQ INT_SERIRQ I/OD 8.2K Pull +3VS
AC_OK=0(Unused)
6 GPIO04 CTRL_CAMER_PWR I Default : High 72 GPO3F BAT_LL# O Battery Low Low 4 LFRAME# LPC_FRAME# I
13 PCIRST# PCI_RST# I PCI Reset 73 GPIO40 AC_OK I AC Adaptor Plug in 5 LAD3 LPC_AD3 I/O
D D
14 GPIO07 N.C O Reserved 74 GPIO41 PM_RSMRST# O 10K Pull GND 7 LAD2 LPC_AD2 I/O
15 GPIO08 EXTSMI# O EXTSMI#, 10K Pull +3VSUS 75 GPIO42 N.C O Reserved 8 LAD1 LPC_AD1 I/O
16 GPIO0A LID_EC# I LID_EC#, * 76 GPIO43 N.C O Reserved 9 VCC +3VA_EC P
17 GPIO0B LCD_CSB O LCD chip select 77 SCL1 SMB0_CLK I/OD 4.7K Pull +3VA_EC 10 LAD0 LPC_AD0 I/O
18 GPIO0C LCD_SDA I/O LCD Data 78 SDA1 SMB0_DAT I/OD 4.7K Pull +3VA_EC 11 GND GND P
19 GPIO0D DISTP_SW# I Touch Pad Disabled,* 79 SCL2 SMB1_CLK I/OD 10K Pull +3VS 12 PCICLK CLK_PCI_EC I
20 SCI# KBC_SCI# O KBC_SCI#, 10K Pull +3VSUS 80 SDA2 SMB1_DAT I/OD 10K Pull +3VS 22 VCC +3VA_EC P
21 PWM1 BL_PWM_DA O LCD Light Switch 81 KSO16 N.C O Reserved 24 GND GND P
23 PWM2 LCD_SCL O LCD clock 82 KSO17 N.C O Reserved 33 VCC +3VA_EC P
25 GPIO11 PM_PWRBTN# OD Power Button to SB, * 83 PSCLK1 N.C O Reserved 35 GND GND P
26 FANPWM1 FAN0_PWM O CPU Fan(Unused) 84 PSDAT1 N.C O Reserved 37 ECRST# EC_RST# I Add 100K ohm to GND
27 FANPWM2 FAN1_PWM O VGA Fan(Unused) 85 PSCLK2 N.C O Reserved 67 AVCC +3VACC P
28 FANFB1 FAN0_TACH I CPU FanTach(Unused) 86 PSDAT2 N.C O Reserved 69 AGND AGND P
29 FANFB2 FAN1_TACH I VGA FanTach(Unused) 87 PSCLK3 TP_CLK I/OD 10K Pull +3VS 94 GND GND P
C C
30 GPIO16 E51_TX O RS232 debug port 88 PSDAT3 TP_DAT I/OD 10K Pull +3VS 96 VCC +3VA_EC P
31 GPIO17 N.C O Reserved 89 GPIO50 BATSEL_3S O Battery series. Hi:3S, 111 VCC +3VA_EC P
Lo:4S(Unused)
32 GPIO18 PWR_SW# I power button, * 90 GPIO52 CHG_LED_UP# O charger LED 113 GND GND P
34 GPIO19 MAIL_LED# O Mail LED(Unused) 91 GPIO53 CTRL_L2_PWR O Default : High 119 RD# SPI_SO I
36 GPIO1A CTRL_Mincard_PWR O Default : High 92 GPIO54 PWR_LED_UP O EC H/W blinking 120 WR# SPI_SI O
38 CLKRUN# N.C O Reserved 93 GPIO55 SCRL_LED# O EC H/W controls 112 XCLKI 32KXCLKI I
39 KSO0 KSO0 O For Keyboard interface 95 GPIO56 PWR4G_SW# I * 123 XCLKO 32KXCLKO O
40 KSO1 KSO1 O For Keyboard interface 97 GPXOA00 SPI_MODE# O "HW Strap for SPI Flash de 124 V18R K_V18R Reserved 1uF to GND
External Pull Down 100K ohm to
41 KSO2 KSO2 O For Keyboard interface 98 GPXOA01 SUSC_ON O GND" 125 VCC +3VA_EC P
42 KSO3 KSO3 O For Keyboard interface 99 GPXOA02 VSUS_ON O 128 SPICS# SPI_CE# O
43 KSO4 KSO4 O For Keyboard interface 100 GPXOA03 CPU_VRON O
44 KSO5 KSO5 O For Keyboard interface 101 GPXOA04 SUSB_ON O
45 KSO6 KSO6 O For Keyboard interface 102 GPXOA05 ICH8_PWROK O
46 KSO7 KSO7 O For Keyboard interface 103 GPXOA06 N.C O Reserved
B
47 KSO8 KSO8 O For Keyboard interface 104 GPXOA07 CHG_EN# O Battery charging enabled B
48 KSO9 KSO9 O For Keyboard interface 105 GPXOA08 PRECHG O
49 KSO10 KSO10 O For Keyboard interface 106 GPXOA09 SPI_WP# O
50 KSO11 KSO11 O For Keyboard interface 107 GPX0A10 OP_SD# O Audio OP
51 KSO12 KSO12 O For Keyboard interface 108 GPXOA11 BAT_LEARN O
52 KSO13 KSO13 O For Keyboard interface 109 GPXID0 BATSEL_2P# O Battery parallel. Hi:1P,
Lo:2P~3P
53 KSO14 KSO14 O For Keyboard interface 110 GPXID1 N.C O Reserved
54 KSO15 KSO15 O For Keyboard interface 112 GPXID2 THRO_CPU O Active if Battery
Temperature is
55 KSI0 KSI0 I For Keyboard interface 114 GPXID3 SUSB# I Pull Down 100K
over spec ohm to GND
56 KSI1 KSI1 I For Keyboard interface 115 GPXID4 SUSC# I Pull Down 100K ohm to GND
57 KSI2 KSI2 I For Keyboard interface 116 GPXID5 CPUPWR_GD I 10K Pull +3VS
58 KSI3 KSI3 I For Keyboard interface 117 GPXID6 VSUS_GD I Disabled **
59 KSI4 KSI4 I For Keyboard interface 118 GPXID7 N.C O Reserved
60 KSI5 KSI5 I For Keyboard interface 121 GPIO57 INTERNET# I *
61 KSI6 KSI6 I For Keyboard interface 126 SPICLK SPI_CLK O SPI Clock
A A
62 KSI7 KSI7 I For Keyboard interface 127 GPIO59 N.C O Reserved
63 AD0 P_PMON_10 I Sense Power Loading
64 AD1 BAT_IN I sense Battery
65 AD2 N.C I Reserved Title : EC Pin Define
66 AD3 N.C I Reserved ASUSTek Computer INC. Engineer: Kell_Huang
Size Project Name Rev
68 GPO3C DOC O Trigger Clock Gen
A3 701SDX_MB R1.1G
Date: Wednesday, August 13, 2008 Sheet 4 of 49
5 4 3 2 1
5 4 3 2 1
CIRCUIT UPDATED HISTORY
Rev Date Description
1.0G P704 Schematic 1.0G Beginning
D D
701SD-4G 2008.7.1 701SD-4G Schematic 1.0G Beginning
1.0G
1.change the DIMM to onboard SDRAM
2.Add onboard Flash & controller,delete mini-PCIE connector
3.Delete Modem.
C C
B B
A A
Title : History
ASUSTek Computer INC. Engineer: Kell_Huang
Size Project Name Rev
A3 701SDX_MB R1.1G
Date: Wednesday, August 13, 2008 Sheet 5 of 49
5 4 3 2 1
5 4 3 2 1
CR1 1 2 1MOHM +3VSUS +3VSUS_CLK
/X/427
CR11
1 2
CX1
1
1
1
1
1
1
1
1
1
1
1
C_XIN 1 2 C_XOUT 0Ohm CC1 CC2 CC3 CC4 CC5 CC6 CC7 CC8 CC9 CC10 CC11
/427 10uF/10V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V
14.318Mhz /427
2
2
2
2
2
2
2
2
2
2
2
1
1
CC12 CC13 c0805
27PF/50V 27PF/50V
D D
2
2 GND
GND GND
+3VSUS_CLK
+3VSUS_CLK
S_SMB_DATA CC14 2 1 10PF/50V
N/A for Debug,pR will /X /X/427
S_SMB_CLK CC15 2 1 10PF/50V
CU1 /x/427
1 VDD1 25MHz 56
2 GND1 PCI&PCIEX_STOP# 55 STP_PCI# (14)
CR10 1 2 0Ohm C_REQ#_L2_R 3 54
(23) C_REQ#_LAN PEREQ1# CPU_STOP# STP_CPU# (14)
/X/427 4 53 C_FSLC CR4
1 2 33Ohm
(22) CLKREQ#_MINICARD PEREQ2# REF0/FSLC CLK_REF_ICH (14)
CR3 1 2 33Ohm C_PCI_EC_R 5 52 GND
(34) CLK_PCI_DEBUG FS4/PCICLK0 DOC_PEREQ3#/SELDOC# DOC (33)
/DEBUG 6 51
CRN8A GND2 GND4 C_XIN
(33) CLK_PCI_EC 1 33OHM 2 7 VDDPCI X1 50
5 CRN8C C_PCI_SB_R C_XOUT
(14) CLK_PCI_ICH 33OHM 6 8 ITP_EN/PCICLK_F0 X2 49