Text preview for : Acer Aspire M3-581_PEGATRON_MA50_Rev1.0.pdf part of acer Acer Aspire M3-581 PEGATRON MA50 Rev1.0 acer Acer Aspire M3-581_PEGATRON_MA50_Rev1.0.pdf



Back to : Acer Aspire M3-581_PEGATR | Home

5 4 3 2 1




MA50 Ultrabook Block Diagram Rev 1.0

D D




VRAM
GPU PEG CPU DDR3 1333MHz DDR3 SO-DIMM
Page 76,77 nVidia N13PGL Sandy Bridge &
Page 70~79
Memory Down
Page 3~11 Page 16~18

eDP
LVDS
LCD Panel
Page 45




FDI
DMI x4
0 MiniCard (HALF)
HDMI
HDMI
2 WLAN + BT
Page 48
Page 53

PCIEx1
Debug Conn.
Page 44 4 Broadcom GigaLAN
C

BCM57780 RJ45 C


LPC Page 34
Touchpad EC Page 33

Keyboard NPCE794L
PCH
Panther Point
Page 31 Page 30 SATA 1 Realtek CardReader
RTS5209
SPI ROM 2 IN 1
(4M+2M) Page 40
Page 28
Page 20~28 Power




USB 3.0



USB 2.0
+VCC_CORE
FAN 3 +VGFX_CORE
1 MiniCard (FULL) Page 80
Page 50 0 SSD (mSATA) System
Page 53 Page 81

10
VTT
Speaker CMOS Camera 0 HDD Page 82
Page 37
Azalia Codec Azalia Page 45
Page 51
B ALC271 DDR3 B
4
Audio Jack ODD Page 83
Page 38 Bluetooth 2
(combo)
Page 61 Page 51
Page 37 +1.8VS
Discharge Circuit DC & BATT. Conn. 2 Page 84
Page 57 Page 60 2 USB Port(2)
Page 52 +VCCSA
Reset Circuit Skew Holes 3 Page 85
Page 65
Page 32 USB Port(3) +VGA_CORE
Page 52
1 Page 87


Charger Charger
Page 52 Page 88

1 USB Port(1)
Detect
Page 90
Page 52
Load Switch
A A
Page 91


Power Protect
Page 92


Title : Block Diagram
BG1-HW RD Div.2-NB RD Dept.5 Engineer: Joyoung_Chianhg
Size Project Name Rev
C MA50 1.0
Date: Monday, February 13, 2012 Sheet 1 of 93
5 4 3 2 1
5 4 3 2 1


PCH_CPT PCH_CPT
Internal & EC EC GPIO Use As Signal Name
Use As Signal Name External Power GPA0
GPIO GPIO Pull-up/down NPCE795L GPA1
GPIO 00
GPA2
GPIO 01
GPA3
GPIO [2:5]
GPA4
GPIO 06
GPA5
GPIO 07
GPA6
GPIO 08
GPA7
D GPIO 09 D
GPB0
GPIO 10
GPB1
GPIO 11
GPB2
GPIO 12
GPB3
GPIO 13
GPB4
GPIO 14
GPB5
GPIO 15
GPB6
GPIO 16
GPB7
GPIO 17
GPC0
GPIO 18
GPC1
GPIO 19
GPC2
GPIO 20
GPC3
GPIO 21
GPC4
GPIO 22
GPC5
GPIO 23
GPC6
GPIO 24
GPC7
GPIO 25
GPD0
GPIO 26
GPD1
GPIO 27
GPD2
C
GPIO 28 C
GPD3
GPIO 29
GPD4
GPIO 30
GPD5
GPD6
GPIO 31
GPD7
GPIO 32
GPE0
GPIO 33
GPE1
GPIO 34
GPE2
GPIO 35
GPE3
GPIO 36
GPE4
GPIO 37
GPE5
GPIO 38
GPE6
GPIO 39
GPE7
GPIO 40
GPF0
GPIO 41
GPF1
GPIO 42 SM_BUS ADDRESS :
GPF2
GPIO 43
GPF3 SM-Bus Device SM-Bus Address
GPIO 44
GPF4
GPIO 45
B GPF5 SO-DIMM 0 1010000x ( A0h ) B
GPIO 46
GPF6 SO-DIMM 1 1010001x ( A4h )
GPIO 47
GPF7
GPIO 48
GPG0
GPIO 49
GPG1
GPG2
GPIO 50
GPG6
GPIO 51
GPH0
GPIO 52
GPH1 PCIE 1 N/A USB 0 USB Port (1)
GPIO 53
GPH2 PCIE 2 Minicard WLAN USB 1 USB Port (2)
GPIO 54
GPH3 PCIE 3 N/A USB 2 USB 3.0 Port (3)
GPIO 55
GPH4 PCIE 4 USB3.0 USB 3 USB Port (4)
GPIO 56
GPH5 PCIE 5 N/A USB 4 N/A
GPIO 57
GPH6 PCIE 6 GLAN USB 5 N/A
GPIO 58
GPI0 PCIE 7 N/A USB 6 N/A
GPIO 59
GPI1 PCIE 8 N/A USB 7 N/A
GPIO 60
GPI2 USB 8 CMOS Camera
GPIO 61 SATA0 SATA HDD
GPI3 USB 9 WLAN
GPIO 62 SATA1 N/A
GPI4 USB 10 Card Reader
GPIO 63 SATA2 SATA ODD
A
GPI5 USB 11 N/A A
GPIO 64 SATA3 N/A
GPI6 USB 12 N/A
GPIO 65 SATA4 N/A
GPI7 USB 13 N/A
GPIO 66 SATA5 N/A
GPJ0
GPIO 67
GPJ1
GPIO 72
GPJ2
GPIO 73 Title : System Setting
GPJ3
GPIO 74 BG1-HW RD Div.2-NB RD Dept.5 Engineer: Joyoung_Chianhg
GPJ4 Size Project Name
GPIO 75 Rev
GPJ5 C MA50 1.0
Date: Monday, February 13, 2012 Sheet 2 of 93
5 4 3 2 1
5 4 3 2 1



+VCCP +VCCP 4,6,7,30,32,57,82




D D




+VCCP

U0301A PEG_COMP R0301 1 1% 2 24.9Ohm
G3
PEG_ICOMPI
G1
PEG_ICOMPO
22 DMI_TXN0 M2 G4
DMI_RX#[0] PEG_RCOMPO
22 DMI_TXN1 P6 PCIENB_RXN[15:0] 70
DMI_RX#[1]
22 DMI_TXN2 P1
DMI_RX#[2] PCIENB_RXN15
22 DMI_TXN3 P10 H22
DMI_RX#[3] PEG_RX#[0] PCIENB_RXN14
J21
PEG_RX#[1] PCIENB_RXN13
22 DMI_TXP0 N3 B22
DMI_RX[0] PEG_RX#[2] PCIENB_RXN12
22 DMI_TXP1 P7 D21
DMI_RX[1] PEG_RX#[3]




DMI
22 DMI_TXP2 P3 A19 PCIENB_RXN11
DMI_RX[2] PEG_RX#[4] PCIENB_RXN10
22 DMI_TXP3 P11 D17
DMI_RX[3] PEG_RX#[5] PCIENB_RXN9
B14
PEG_RX#[6] PCIENB_RXN8
22 DMI_RXN0 K1 D13
DMI_TX#[0] PEG_RX#[7] PCIENB_RXN7
22 DMI_RXN1 M8 A11
DMI_TX#[1] PEG_RX#[8] PCIENB_RXN6
22 DMI_RXN2 N4 B10
DMI_TX#[2] PEG_RX#[9] PCIENB_RXN5
22 DMI_RXN3 R2 G8
DMI_TX#[3] PEG_RX#[10] PCIENB_RXN4
A8
PEG_RX#[11] PCIENB_RXN3
22 DMI_RXP0 K3 B6
DMI_TX[0] PEG_RX#[12] PCIENB_RXN2
22 DMI_RXP1 M7 H8
DMI_TX[1] PEG_RX#[13] PCIENB_RXN1
22 DMI_RXP2 P4 E5
DMI_TX[2] PEG_RX#[14] PCIENB_RXN0
22 DMI_RXP3 T3 K7 PCIENB_RXP[15:0] 70
DMI_TX[3] PEG_RX#[15]
K22 PCIENB_RXP15
PEG_RX[0] PCIENB_RXP14
22 FDI_TXN[7:0] K19
PEG_RX[1] PCIENB_RXP13
C21
FDI_TXN0 U7 PEG_RX[2] PCIENB_RXP12
C D19 C
FDI_TXN1 W11 FDI0_TX#[0] PEG_RX[3] PCIENB_RXP11
C19
FDI_TXN2 W1 FDI0_TX#[1] PEG_RX[4] PCIENB_RXP10 R2.1 01/09
D16
FDI_TXN3 AA6 FDI0_TX#[2] PEG_RX[5] PCIENB_RXP9
C13




PCI EXPRESS -- GRAPHICS
FDI_TXN4 W6 FDI0_TX#[3] PEG_RX[6] PCIENB_RXP8
D12
FDI_TXN5 V4 FDI1_TX#[0] PEG_RX[7] PCIENB_RXP7
C11
FDI_TXN6 Y2 FDI1_TX#[1] PEG_RX[8] PCIENB_RXP6
C9
FDI1_TX#[2] PEG_RX[9]




Intel(R) FDI
FDI_TXN7 AC9 F8 PCIENB_RXP5
FDI1_TX#[3] PEG_RX[10] PCIENB_RXP4
22 FDI_TXP[7:0] C8
PEG_RX[11] PCIENB_RXP3
C5
FDI_TXP0 U6 PEG_RX[12] PCIENB_RXP2
H6
FDI_TXP1 W10 FDI0_TX[0] PEG_RX[13] PCIENB_RXP1
F6 PCIEG_RXN[15:0] 70
FDI_TXP2 W3 FDI0_TX[1] PEG_RX[14] PCIENB_RXP0
K6
FDI_TXP3 AA7 FDI0_TX[2] PEG_RX[15]
FDI_TXP4 W7 FDI0_TX[3] PCIENB_TXN0 CX0301 0.22UF/10V /DGPU PCIEG_RXN15
G22
FDI_TXP5 T4 FDI1_TX[0] PEG_TX#[0] PCIENB_TXN1 CX0302 0.22UF/10V /DGPU PCIEG_RXN14
C23
FDI_TXP6 AA3 FDI1_TX[1] PEG_TX#[1] PCIENB_TXN2 CX0303 0.22UF/10V /DGPU PCIEG_RXN13
D23
FDI_TXP7 AC8 FDI1_TX[2] PEG_TX#[2] PCIENB_TXN3 CX0304 0.22UF/10V /DGPU PCIEG_RXN12
F21
FDI1_TX[3] PEG_TX#[3] PCIENB_TXN4 CX0305 0.22UF/10V /DGPU PCIEG_RXN11
H19
PEG_TX#[4] PCIENB_TXN5 CX0306 0.22UF/10V /DGPU PCIEG_RXN10
22 FDI_FSYNC0 AA11 C17
FDI0_FSYNC PEG_TX#[5] PCIENB_TXN6 CX0307 0.22UF/10V /DGPU PCIEG_RXN9
22 FDI_FSYNC1 AC12 K15
FDI1_FSYNC PEG_TX#[6] PCIENB_TXN7 CX0308 0.22UF/10V /DGPU PCIEG_RXN8
F17
PEG_TX#[7] PCIENB_TXN8 CX0309 0.22UF/10V /DGPU PCIEG_RXN7
22 FDI_INT U11 F14
FDI_INT PEG_TX#[8] PCIENB_TXN9 CX0310 0.22UF/10V /DGPU PCIEG_RXN6
A15
PEG_TX#[9] PCIENB_TXN10 CX0311 0.22UF/10V /DGPU PCIEG_RXN5
22 FDI_LSYNC0 AA10 J14
FDI0_LSYNC PEG_TX#[10] PCIENB_TXN11 CX0312 0.22UF/10V /DGPU PCIEG_RXN4
22 FDI_LSYNC1 AG8 H13
FDI1_LSYNC PEG_TX#[11] PCIENB_TXN12 CX0313 0.22UF/10V /DGPU PCIEG_RXN3
M10
+VCCP PEG_TX#[12] PCIENB_TXN13 CX0314 0.22UF/10V /DGPU PCIEG_RXN2
F10
PEG_TX#[13] PCIENB_TXN14 CX0315 0.22UF/10V /DGPU PCIEG_RXN1
D9
PEG_TX#[14]
24.9Ohm 2 1% 1 R0302 DP_COMP J4 PCIENB_TXN15 CX0316 0.22UF/10V /DGPU PCIEG_RXN0 PCIEG_RXP[15:0] 70
10KOhm PEG_TX#[15]
1 /LVDS 2 R0303 AF3
1KOhm eDP_COMPIO PCIENB_TXP0 PCIEG_RXP15
1 /eDP 2 R0315 AD2 F22 CX0317 0.22UF/10V /DGPU
eDP_ICOMPO PEG_TX[0] PCIENB_TXP1 CX0318 0.22UF/10V /DGPU PCIEG_RXP14
AG11 A23
eDP_HPD PEG_TX[1] PCIENB_TXP2 CX0319 0.22UF/10V /DGPU PCIEG_RXP13
45 DP_HPD#_PCH D24
PEG_TX[2] PCIENB_TXP3 CX0320 0.22UF/10V /DGPU PCIEG_RXP12
E21
PEG_TX[3] PCIENB_TXP4 CX0321 0.22UF/10V /DGPU PCIEG_RXP11
45 DP_AUXN_PCH AG4 G19
eDP_AUX# PEG_TX[4] PCIENB_TXP5 CX0322 0.22UF/10V /DGPU PCIEG_RXP10
45 DP_AUXP_PCH AF4 B18
eDP_AUX PEG_TX[5] PCIENB_TXP6 CX0323 0.22UF/10V /DGPU PCIEG_RXP9
K17
B PEG_TX[6] B
DP



G17 PCIENB_TXP7 CX0324 0.22UF/10V /DGPU PCIEG_RXP8
PEG_TX[7] PCIENB_TXP8 CX0325 0.22UF/10V /DGPU PCIEG_RXP7
45 DP_TXN0_PCH AC3 E14
eDP_TX#[0] PEG_TX[8] PCIENB_TXP9 CX0326 0.22UF/10V /DGPU PCIEG_RXP6
45 DP_TXN1_PCH AC4 C15
eDP_TX#[1] PEG_TX[9] PCIENB_TXP10 CX0327 0.22UF/10V /DGPU PCIEG_RXP5
AE11 K13
eDP_TX#[2] PEG_TX[10] PCIENB_TXP11 CX0328 0.22UF/10V /DGPU PCIEG_RXP4
AE7 G13
eDP_TX#[3] PEG_TX[11] PCIENB_TXP12 CX0329 0.22UF/10V /DGPU PCIEG_RXP3
K10
PEG_TX[12] PCIENB_TXP13 CX0330 0.22UF/10V /DGPU PCIEG_RXP2
45 DP_TXP0_PCH AC1 G10
eDP_TX[0] PEG_TX[13] PCIENB_TXP14 CX0331 0.22UF/10V /DGPU PCIEG_RXP1
45 DP_TXP1_PCH AA4 D8
eDP_TX[1] PEG_TX[14] PCIENB_TXP15 CX0332 0.22UF/10V /DGPU PCIEG_RXP0
AE10 K4
eDP_TX[2] PEG_TX[15]
AE6
eDP_TX[3]

ES1
01V010000003




A A




Title : CPU(1)_DMI,DP,PEG,FDI
BG1-HW RD Div.2-NB RD Dept.5 Engineer: Joyoung_Chianhg
Size Project Name Rev
C MA50 1.0
Date: Monday, February 13, 2012 Sheet 3 of 93
5 4 3 2 1
5 4 3 2 1




U0301B +1.5VS_VCCDDQ +1.5VS_VCCDDQ 7
J3 CLK_EXP_P_R 0Ohm 2 1 R0422 +3VS
BCLK CLK_EXP_P 21 +3VS 17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92
H2 CLK_EXP_N_R 0Ohm 2 1 R0423 CLK_EXP_N 21




CLOCKS
BCLK#




MISC
MISC
R0431 1 /LVDS 2 1KOhm +3VSUS +3VSUS 22,24,28,30,60,81,92
25 H_SNB_IVB# F49
PROC_SELECT#
AG3 CLK_DP_P_R RN0401A 1 0Ohm 2 /eDP 10VH40000001
CLK_DP_P 21 +VCCP +VCCP 3,6,7,30,32,57,82
DPLL_REF_CLK
AG1 CLK_DP_N_R RN0401B 3 0Ohm 4 /eDP 10VH40000001
CLK_DP_N 21
T0401 TP_SKTOCC#_R DPLL_REF_CLK#
1 C57 +3V +3V 24,45,57,59,61,91
PROC_DETECT# R0430 1 /LVDS 2 1KOhm +VCCP
N59
BCLK_ITP
N58
BCLK_ITP# CLK_XDP_ITP_P T0420
1
T0402 1 TP_CATERR#_R C49 CLK_XDP_ITP_N 1 T0421