Text preview for : Sony VPC S Series E28093 MBX-216 Free Laptop Schematic.pdf part of Sony Sony VPC S Series E28093 MBX-216 Free Laptop Schematic Sony Sony VPC S Series E28093 MBX-216 Free Laptop Schematic.pdf
Back to : Sony VPC S Series E28093 | Home
A B C D E
Page
01
Title of schematic page
Index
Rev.
1A
Date 1
02 Block Diagram 1A
03 Change List 1A
4 04 ICS9LR3197 1A 4
05 PROCESSOR 1/4(DMI&HOST&PCI) 1A
06 PROCESSOR 2/4(DDR) 1A
07 PROCESSOR 3/4(POWER) 1A
08 PROCESSOR 4/4(GND) 1A
09 PCH 1/5 (DMI&VIDEO) 1A
10 PCH 2/5 (SATA/LPC/Azalia) 1A
11 PCH 3/5 (PCI/PCIE/CLK/USB) 1A
12 PCH 4/5 (GPIO) 1A
13 PCH 5/5 (POWER) 1A
3 3
14 DDR3 DIMM 1A
15 CRT/LVDS 1A
16 WWAN/Light Sensor 1A
17 WPCE775L & FLASH 1A
18 Docking/35001/TP/S1 1A
19 HDD/ODD/SSD 1A
20 KB/USB/FAN/Reset 1A
21 HDMI 1A
22 POWER CPU CORE (ISL62882) 1A
2 23 POWER 3VPCU&5VPCU(PM6686) 1A 2
24 POWER 1.5VSUS/VTT_MEM 1A
25 POWER VCC1.05(OZ8111LN)-26A 1A
26 POWER VCC_CFXCORE(MAX17028) 1A
27 POWER(ADAPTER IN / CONN) 1A
28 POWER VCC1.8 1A
29 NVIDIA N11M-GE1 PCIE&PW 1/3 1A
30 NVIDIA N11M-GE1 TMDS&DAC 2/3 1A
31 NVIDIA N11M-GE1 VRAM 3/4 1A
32 NVIDIA N11M-GE1 VRAM 4/4 1A
1 1
33 R5U231 1A
QUANTA
COMPUTER
Title
Page List
Size Document Number Rev
Custom 1A
GD3 Main Board
A
http://laptop-motherboard-schematic.blogspot.com/
B C D
Date: Saturday, August 29, 2009
E
Sheet 1 of 33
1 2 3 4 5
VRAM
gDDR3 64Mx16 4PCS GD3 Block Diagram 2
P31,P32 14.318MHz
UNBUFFERED DDR3
DDR3 800/1066 1.5V SODIMM
CPU P14 CLOCK GEN
A
NVIDIA/AMD Arrandale ICS9LRS3105 A
PCIE 16Lanes UNBUFFERED DDR3
N11M-GE1 DDR3 800/1066 1.5V SODIMM P4
23x23mm
P14
P29-P30
R/G/B
TMDS
TMDS
LVDS
989 PIN (micro FC-PGA)
P5-P8
HDMI LCD CRT Docking
DVI
P21 P15 P15 P18
Puma Peak 2x2 AGN(Intel WiFi Link 6200) FDI interface
TMDS
Kilmer Peak 2x2 AGN(Imtel WiMAX/WiFi Link 6250) DMI(4X)
R/G/B
LVDS
SD
WLAN Module
Intel : Puma peak/Kilmer Peak
#1
Atheros : HB91 or 97 P16
B B
MS_HG
MS/SD #2
1394
R5U231 P33
PCIE
PCH
Ibex Peak-M
LAN Giga #3 Azalia Link
Atheros AR8131M P16
B-3 Step
RJ45
INT. HM57 + SPI rom 8MB ALC275
Docking LAN
Atheros AR8131M
#4 INT. HM55 + SPI rom 4MB 676 BGA
P18 HM55 + SPI rom 4MB(Hynix) ALC262 for back up Plan P19
HM55 + SPI rom 4MB(Samsung) 31mm x 31mm P9-P13
ExpressCard/34
P18 #5
USB 1.1/2.0
SATA Port 0
SATA Port 1
3.3V LPC,33MHZ
ME BIOS
4M P19
Digital MIC
MIC. Jack Audio Jack INT.SPKR. Knowles
#6 P19 P19 P19 SPM0405HE4H P19
C C
#7 USB Slot *3 SATA HDD *1 SATA ODD *1
P23 P16 P10
Finger Print
TCS5B
PCU
P18
WPC775
P17
#8 ExpressCard *1
P18
Blue Tooth
T77H114.11
P18 SPI Light Sensor SM BUS
INT.K/B
LED G Sensor
TOUCH PAD BIOS
CAPS/NUM/SCRL TAOS TSL2561FN
Camera P20 2M P10 LIS331DL
P23 P16
Wireless/WWAN/BT
T/P SWITCH
Felica P18 Power/Speep ExpressCard
WiMAX HDD
P16
USB CON*1
WWAN MS/SD
Gobi2000
D D
Charge PCI-E *1
Docking
USB HUB
Button
POWER
Wireless SW
B1/B2/B3/ODD
http://laptop-motherboard-schematic.blogspot.com/
1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from
the business Partners that Sony approves as Green Partners.
1 2 3 4 5
A B C D E
DVT change list
0708:
-P4 Delete R518 0 ohm.
-P4 Delete R1
0804
-P5 Add Q68,R628,R630,R629,R633 for DRAMRST#
-P5 R22 change power from 1.5VSUS to VCC1.5_CPU
3
-P7 C108,C110 change height to lower.
-P4 Y1 change pin assignment. -P7 VDDQ power change to VCC1.5_CPU
-P4 Add R621 -P10 Y2 change footprint
-P4 R6 change PU to PD and mount 10K. -P12 U4.C38 change to BT_PRS#
-P5 Add Q67 2N7002.(For GFX PROCHOT) -P12 U4.AA4 change to CRIT_TEMP_REP#
-P5 U2.AN15 add GFX_PROHOT Net.(For GFX_PROCHOT) -P12 U4.F1 change to DRAMRST_CNTRL_PCH.
-P9 R567 no mount(Driver from EC) -P12 R577 change from GND to RVCC3
-P10 R152 change from 33 to SBK160808T-121Y-N.(For EMI) -P13 C178 change from 1U to 10uF.(For CRT wave noise)
-P10 C156 mount 22PF.(For EMI) -P15 Delete L15.(save cost)
4 -P10 R133 change from 4.7K to 51 ohm 4
-P17 R615 mount 0 ohm
-P10 Swap U54 pin2 & pin5. -P17 U18.106 change to CRIT_TEMP_REP#.
-P10 Add R619 2.37K/F. -P17 Add R625 100K.(For RSMRST# abnormal shutdown)
-P10 R126 change from 4.7K to 2.37K/F -P17 D11 change to SW1010CPT
-P11 Add R622 10K(For PCIE_REQ_WLAN) -P17 Add R626,R627 0 ohm.
-P11 RP8 mount for Ext. only -P18 Add C752,C753 1000P.(For EMI)
-P11 Add Q66 2N7002(For PCIE_REQ_WLAN) -P19 U30.9 delete net.
-P11 Add Y3 25MHz for Int. only. -P19 C392 change to 10UF.(reduce ripple)
-P11 Add R179 1M (For Int. only). -P19 CON44.14 change to GND
-P11 Add C168,C169 6.8PF (For Int. only) -P19 CON44.42 change to HDA_BCLK0
-P11 R584 mount 0 ohm(for N11 only) -P19 CON44.44 change to GND
-P11 D1 change to SW1010CPT.(For 3VPCU leakage) -P24 Add Pq74,PR314,PD41,PC242,PR315,PR316,PQ75
-P11 Add R624 10k for N11 SKU only. -P29 L4001 change to PBY160808T-221Y-N(220,2A).
-P11 R186 mount 10k.(For Int. only) -P33 CON8 change footprint.
-P13 Delete R218,R220 0 ohm.(save cost) -P33 R298 change from 68 to 22 ohm
-P13 Delete R215 0_25.(save cost)
-P13 Mount C214,C188 1uF.
-P14 Swap SMDDR_VREF_DQ0 & SMDDR_VREF_DQ1
0805
-P14 R227,R232 mount 470 ohm.
-P5 Add C756 470PF.
-P15 L12,L13,L14 change to BK1608H680.
-P5 R22 change value from 1.1K/F to 1.5K/F(For S3 power)
-P15 CON4 pin assignment reverse.(ME request)
-P5 R23 change value from 3K/F to 750/F.(For S3)
-P17 Add R620 2.2K
-P5 Add U64,C755,R634. (For S3 power)
-P17 R314 value change from 39K to 100K.
-P5 U2.F6 change to DRAMRST_CPU#
-P17 Delete D55
-P7 C688 mount 330UF(Reduce ripple)
-P17 Add Q65 PDTA124EU.
-P8 U2.J17 U2.H17 delete net "DDR_VREF_DQ0""DDR_VREF_DQ1"
3 -P17 D58 mount 3
-P10 Delete R583
-P17 Add R623 100K .(For EC idle mode save power)
-P10 R152 change from 0603 to 0402
-P17 D9,D10,D12,D13,D14,D15,D16,D17, D18,D19 change from SW1010CPT to RB501V-40.
-P13 Add C754 0.01uF(Reduce ripple)
-P17 Add D59 RB501V-40.(For SCI# leakage current)
-P13 L6,L7 change to TDK MKG1608B10NJ
-P18 R330 change Pull-up from RVCC3 to VCC3.
-P13 C190 change from 0.1U to 1uF.
-P19 CON44 change to " ".
-P14 Delete U7.(thermal don't use)
-P19 CON17 pin assignment reverse.
-P14 Delete R228,R230,R231,R233
-P19 R588 change from 37.2K/F to 36K/F.(For ODD current limit)
-P14 CON1.1 CON2.2 change net to "SMDDR_VREF_DQ0"
-P19 CON10 change footprint.(add Lock pin)
-P15 R241,R242 change to 33 ohm.
-P20 Q48 change footprint to "SOT23_213-3_3-2"
-P15 R237,R238 change to 4.7K
-P20 Q57 change from PDTC144EU to 2N7002E.
-P15 delete L10,L11
-P20 R573 change from 5.2K to 3.01K.
-P15 Add R631 100K.
-P21 CON32 change pin assignment.
-P15 Add F17.
-P22 PC23,PC24 no mount.
-P16 Delete F10
-P22 Add PR311 68 ohm.(for Prochot# in IMVP6.5)
-P17 R321 no mount
-P22 PC19 & PC25 modify net
-P17 Add 5V_RESET net
-P23 Delete PG1,PG2
-P17 U63.6 add DRAMRST_CNTRL net
-P23 PR93 change net from"+VCC_CFXCORE-1" to "+VGA_CORE"
-P17 Add R632 10K
-P23 PC59 1000P delete (For VCC3 timing)
-P17 U22.1 add net"5V_RESET#"
-P23 PC61 1000P delete (For VCC5 timing)
-P18 P373,C374,C375 mount 10P.
-P24 PR280 change to 820K(For VCC1.5 timing)
-P18 CON15 change to Foxconn,(EMI solution)
-P24 PC212 change to 2200P(For VCC1.5 timing)
-P18 Add D60
-P24 PR119 change to 0 ohm
-P20 U57 change input voltage from VCC5 to 5VPCU.
-P24 PC94 no mount
-P22 PR1 change to 2.2/F_6
-P24 Add PD40 RB501V-40.(for N11 powerr off time)
-P23 PQ10,PQ13 change to AON7406.(Reduce ripple)
2 -P24 Delete PG16. 2
-P23 Add PU16,PR317,PR318,PR319,PD42,PC243,PC244,PC245
-P24 Delete PG13,PG14
-P24 PU4.11 add net "VCC1.5_CPU_VCC105_PWRGD"
-P24 PR214 no mount
-P24 PR120 delete
-P25 Delete PG7,PG8
-P24 PR124 value change to 8.06K/F
-P26 PR178 change from 7.5K/F to 6.04K/F.(VGA OCP)
-P24 Add PU17,PR320,PC246,PR321,PR323,PC247,PR322,PR324
-P26 Add PR312 10K ohm.(For GFX PROCHOT)
-P24 Add PR110,PQ30
-P26 Add PR313 0 ohm.(For GFX PROCHOT)
-P24 Add PQ77
-P26 Add PD39 RB501V-40.
-P24 Delete PR120,PR130
-P26 Delete PG9,PG10
-P24 PR314 change to 100K/F
-P26 PC141 change to [email protected] (Ext. only)(+VGA_CORE timing)
-P24 PC242 change to 2200PF.
-P26 PR202 change to 47K(For +VGA_CORE timing)
-P24 Add PQ74 NTMFS4935
-P26 VID For External VGA_CORE circuit modify
-P24 Add PQ75 2N7002E
-P28 Delete PG11
-P24 Add PR316 220_6 ohm
-P28 PC225 change to 0.1UF.(For VCC1.8 timing)
-P28 PR137 mount 24.9K/F
-P30 R4045 change from GND to VCC3
-P28 PR141 mount 470K/NTC/THINKING_4
-P30 R4047 change from VCC3 to GND
-P29 Delete R4002
-P30 Add R4108 Pull-high,(PU-ES sample,PD QS sample)
-P31 CON32 reverse pin assignment
-P33 C322,C323 change from 27PF to 22PF.
1 1
QUANTA
COMPUTER
Title
Change List
Size Document Number Rev
Custom 1A
GD3 Main Board
A
http://laptop-motherboard-schematic.blogspot.com/
B C D
Date: Wednesday, September 02, 2009
E
Sheet 3 of 33
5 4 3 2 1
U1
4
C1 27P_4 CLK_XIN_3197 28 X1
CPUT0_LPR 23 CLKIN_BCLK_P (11)
1
CPUC0_LPR 22 CLKIN_BCLK_N (11)
2 Y1 (3.2x2.5mm)
4 14.318MHZ/20P/20PPM CPUT1_LPR 20
CPUC1_LPR 19
27 X2
CLK_XOUT_3197
3
DOT96T_LPR 3 CLKIN_DOT_96_P (11)
D C2 4 D
Delete R518 DOT96C_LPR CLKIN_DOT_96_N (11)
27P_4
CLKEN 25 CLKPWRGD/PD#_3.3
SRCT1_LPR 13 CLKIN_DMI_P (11)
CPU_STOP# 16 14
CPU_STOP# SRCC1_LPR CLKIN_DMI_N (11)
VCC3 29 VDDREF_3.3
C3 0.1U_4 5
Delete R1 C4 0.1U_4 VDD_27MHz
1 VDDDOT96MHz_3.3 SATAT_LPR 10 CLKIN_SATA_P (11)
C5 C6 0.1U_4 17 11
VDDSRC_3.3 SATAC_LPR CLKIN_SATA_N (11)
10U/6.3V/X5R_6 C7 0.1U_4 24
C8 0.1U_4 VDDCPU_3.3
VCC3 L1 MNI-160808-0300P-N2 VCCP_IO_CLK 15
VCC1.05 VDDSRC_IO
C9 0.1U_4 18 6 R_VGA_27MHZ R2 E@33_4
VDDCPU_IO 27MHz_nonSS VGA_27MHZ (30)
C12 0.1U_4 7 R_VGA_27MHZ_SS R3 E@33_4
27MHz_ss VGA_27MHZ_SS (30)
C11
R5 *10U/6.3V/X5R_6
VCC3
10K/F_4
(11,14,16) PCLK_SMB 32 SCLK_3.3
CLKEN 31 30 R_14M_PCH R4 33/F_4
(11,14,16) PDAT_SMB 14M_PCH (11)
GNDDOT96MHz
R575 SDATA_3.3 REF_3L/FSLC_3.3**
3
Thermal PAD
Q1 10K/F_4
GND27MHz
GNDSATA
2N7002E
GNDSRC
GNDCPU
GNDREF
2 VRM_CLKEN# (22)
C C
ICS9LRS3197AKLFT/SLG8SP585
12
21
26
33
2
8
9
1
R621 *10K/F_4
VCC1.05
R_14M_PCH R6 10K/F_4
CPU_STOP# R7 10K_4
VCC3
CPU Frequency Select Table
CPU SRC REF USB DOT
FSLC MHz MHz MHz MHz MHz
0(default) 133.33
100.00 14.318 48.00 96.00
1 100.00
B B
A A
QUANTA
COMPUTER
Title
CLOCK GENERATOR
Size Document Number Rev
GD3 Main Board 1A
5
http://laptop-motherboard-schematic.blogspot.com/
4
1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.
3 2
Date: Tuesday, September 01, 2009
1
Sheet 4 of 33
5 4 3 2 1
ARRANDALE PROCESSOR (DMI,PEG,FDI) ARRANDALE PROCESSOR (CLK,MISC,JTAG)
U2A
B26 PEG_IRCOMP_RR8 49.9/F_4
5
PEG_ICOMPI U2B
PEG_ICOMPO A26
A24 B27 R9 20/F_4 H_COMP3 AT23
(9) DMI_TXN0 DMI_RX#[0] PEG_RCOMPO COMP3
(9) DMI_TXN1 C23 A25 EXP_RBIASR10 750/F_4 A16 CLK_CPU_BCLK (12)
CLOCKS
DMI_RX#[1] PEG_RBIAS BCLK
MISC
B22 R11 20/F_4 H_COMP2 AT24 B16
(9) DMI_TXN2 DMI_RX#[2] COMP2 BCLK# CLK_CPU_BCLK# (12)
(9) DMI_TXN3 A21 DMI_RX#[3] PEG_RX#[0] K35 GFX_RXN15 (29)
J34 R12 49.9/F_4 H_COMP1 G16 AR30 T1
PEG_RX#[1] GFX_RXN14 (29) COMP1 BCLK_ITP
B24 J33 AT30 T2
(9) DMI_TXP0 DMI_RX[0] PEG_RX#[2] GFX_RXN13 (29) BCLK_ITP#
D23 G35 R13 49.9/F_4 H_COMP0 AT26
(9) DMI_TXP1 DMI_RX[1] PEG_RX#[3] GFX_RXN12 (29) COMP0
DMI
D (9) DMI_TXP2 B23 DMI_RX[2] PEG_RX#[4] G32 GFX_RXN11 (29) PEG_CLK E16 CLKOUT_DMI (11) D
(9) DMI_TXP3 A22 DMI_RX[3] PEG_RX#[5] F34 GFX_RXN10 (29) PEG_CLK# D16 CLKOUT_DMI# (11)
PEG_RX#[6] F31 GFX_RXN9 (29) AH24 SKTOCC#
(9) DMI_RXN0 D24 DMI_TX#[0] PEG_RX#[7] D35 GFX_RXN8 (29) DPLL_REF_SSCLK A18 PCH_DREFSSCLK (11)
(9) DMI_RXN1 G24 DMI_TX#[1] PEG_RX#[8] E33 GFX_RXN7 (29) DPLL_REF_SSCLK# A17 PCH_DREFSSCLK# (11)
F23 C33 H_CATERR# AK14
(9) DMI_RXN2 DMI_TX#[2] PEG_RX#[9] GFX_RXN6 (29) CATERR#
(9) DMI_RXN3 H23 DMI_TX#[3] PEG_R