Text preview for : MS-6797.pdf part of Microstar MS-6797 Microstar MS-6797.pdf



Back to : MS-6797.pdf | Home

1




Cover Sheet 1
Block Diagram
GPIO
2
3 MS(6797) Version 100

Intel mPGA478B CPU - Signals 4 Intel (R) Springdale (GMCH) + ICH5 Chipset
Intel Northwood & Prescott mPGA478B Processor
Intel mPGA478B CPU - Power 5
CPU:
Intel Springdale - Host Signals 6
Intel Northwood/Prescott
Intel Springdale - Memory Signals 7
Intel Springdale - AGP Signals 8 System Chipset:
DDR DIMM 1 9 Intel Springdale - GMCH (North Bridge)
Intel ICH5 (South Bridge)
DDR DIMM 2 10
Broadcom BCM 4401/5705 11 On Board Chipset:
Intel ICH5 - PCI & IDE & AC97 Signals 12 BIOS -- FWH EEPROM
AC'97 Codec --RealTek ALC655
Intel ICH5 - Other Signals 13
LPC Super I/O -- SMSC 47M997
ICS952617 & FWH & FDD & TPM 14 LAN --Broadcom BCM4401/5705
A
LPC I/O -47M997 15 CLOCK --ICS 952617 A




MPCI SKT & MDC 16 Main Memory:
AGP 4X/8X Slot 17 DDR * 2 (Max 2GB)
ATA33/66/100 IDE & Video Connectors 18
Expansion Slots:
PCI Slots 1 & I/O 19
PCI2.3 SLOT *1
USB Connectors 20
PWM:
W83302 ACPI controller 21
Controller: Intersil 6556B
Front Panel & Fan 22
VRM 10 23
OTHER 24
IEEE1394 25
AUDIO CODEC 26
AUDIO E & S 27
IDE & BlueBrid 28 MSI
MICRO-STAR INt'L CO., LTD.

Title
COVER SHEET
Size Document Number Rev
10
MS-6797
Date: Monday, October 27, 2003 Sheet 1 of 30
1
1




Block Diagram

VRM 10
HI6556B Intel mPAG478B Processor
3-Phase PWM




FSB
4X/8X
AGP 1.5V
Connector

64bit DDR
Analog 2 DDR
Video Springdale Channel 1
DIMM
Out Modules




PCI Slot 1
64bit DDR
Channel 2 (1+1)




Link
HUB
PCI BUS
IDE Primary UltraDMA 33/66/100



IDE Secondary BlueBird

ICH5
A AC'97 Link PCI BUS A


AC'97 Codec LAN
BCM4401/5705




LPC Bus
USB Port 0
LPC SIO
USB Port 1
SMSC
47M192
USB Port 2 USB



USB Port 3

USB Port 4

USB Port 5 Flash Keyboard Floopy Parallel Serial

Mouse

Serial ATA

Serial ATA 0



MSI
MICRO-STAR INt'L CO., LTD.

Title
BLOCK DIAGRAM
Size Document Number Rev
10
MS-6797
Date: Monday, October 27, 2003 Sheet 2 of 30
1
1




ICH5
GPIO Pin Type Function Power well PCI Config.
GPIO 0 I ISA_REQ# MAIN DEVICE MCP1 INT Pin REQ#/GNT# IDSEL CLOCK CLK GEN PIN OUT
GPIO 1 I PREQ#5 MAIN PCI Slot 1 INTA# PCI_REQ#0 AD16 PCICLK0 13 (PCI_CLK0)
GPIO 2 I PIRQ#E MAIN INTB# PCI_GNT#0
GPIO 3 I PIRQ#F MAIN INTC#
GPIO 4 I PIRQ#G MAIN INTD#
GPIO 5 I PIRQ#H MAIN MPCI INTB# PCI_REQ#3 AD21 PCICLK1 14 (PCI_CLK1)
GPIO 6 I SIO_SMI# MAIN INTC# PCI_GNT#3
GPIO 7 I GPI7 MAIN
GPIO 8 I GPI8 RESUME
GPIO 9 I OC4# RESUME
GPIO 10 I OC5# RESUME
GPIO 11 I RECOVER# RESUME
GPIO 12 I GPI12 RESUME
GPIO 13 I SIO_PME# RESUME
GPIO 14 I OC#6 RESUME
GPIO 15 I OC#7 RESUME
GPIO 16 O ISA_GNT# MAIN
GPIO 17 O PGNT#5 MAIN DDR DIMM Config.
GPIO 18 O GPO18 MAIN DEVICE ADDRESS CLOCK
GPIO 19 O GPO19 MAIN DIMM 1 1010000B MCLK_A0/MCLK_A0#
GPIO 20 O GPO20 MAIN MCLK_A1/MCLK_A1#
GPIO 21 O ISA_NOGO MAIN MCLK_A2/MCLK_A2#
GPIO 22 OD GPO22 MAIN DIMM 3 1010010B MCLK_B0/MCLK_B0#
GPIO 23 O GPO23 MAIN MCLK_B1/MCLK_B1#
GPIO 24 I/O CD_SMI# RESUME default output MCLK_B2/MCLK_B2#
GPIO 25 I/O GPIO25 RESUME default output
GPIO 27 I/O GPO27 RESUME default output
A
* GPIO 28 I/O GPIO28 RESUME default output A




GPIO 32 I/O BIOS_WP# MAIN default output
GPIO 33 I/O SATA LED MAIN default output
GPIO 34 I/O GPIO34 MAIN default output
GPIO 40 I PREQ#4 MAIN
GPIO 41 I GPI41 MAIN
GPIO 48 O PGNT#4 MAIN
GPIO 49 OD CPUPWRGD MAIN



FWH PCI RESET DEVICE
GPIO Pin Type Function
Signals Target
GPI 0 I PD_DET
PCIRST#_ICH5 AGP slot, FWH, MS5,
GPI 1 I SD_DET
PCIRST#1 Springdale,LAN, Super I/O,1394,TPM
* GPI 2 I Pull down through 1K ohms (unused)
PCIRST#2 PCI slot 1, ext PCI slot
GPI 3 I Pull down through 1K ohms (unused)
HD_RST# Primary, Scondary IDE
GPI 4 I Pull down through 1K ohms (unused)


SIO
GPIO Pin Type Function
GP26 I VID5
GP43 I VID4


MSI
MICRO-STAR INt'L CO., LTD.

Title
General Purpose Spec
Size Document Number Rev
10
MS-6797
Date: Monday, October 27, 2003 Sheet 3 of 30
1
8 7 6 5 4 3 2 1




CPU SIGNAL BLOCK VIDPWRGD DC Specifications
VCC_SENSE 23 CPU GTL REFERNCE VOLTAGE BLOCK
VSS_SENSE 23
Min Typ Max
VIL 0.3
6 HA#[3..31] VID_GD_1 23
VIH 0.9
VID[0..5] 15,23
It must rout to the enable pin of PWM and CK-409.
VIDGD to Vccp delay time is from 1ms to 10ms. VCCP VTT




HA#31
HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6
HA#5
HA#4
HA#3




VID2
VID1
VID0
VIDGD rising time is 150ns.




VID5
VID4
VID3
D D




AD26
AC26
AE25
R261 R226




AD2
AD3
AB1




AE1
AE2
AE3
AE4
AE5
W2



W1




M1

M4
M3

M6
U4


R6


U3

U1

R3


R2

N5
N4
N2

N1
200R1% 200R1%




Y1

V3




V2


P6



P4
P3




K1

K4
K2




A5
A4
T5



T4



T2




T1




L2

L3

L6
CPU1A GTLREF 0.63*Vccp




A9#
A8#
A7#
A6#
A5#
A4#
A3#




VSS_SENSE
A35#
A34#
A33#
A32#
A31#
A30#
A29#
A28#
A27#
A26#
A25#
A24#
A23#
A22#
A21#
A20#
A19#
A18#
A17#
A16#
A15#
A14#
A13#
A12#
A11#
A10#




VID5#
VID4#
VID3#
VID2#
VID1#
VID0#
VCC_SENSE
DBR#




ITP_CLK1
ITP_CLK0

VIDPWRGD
C219 C213 R265
HDBI#0 E21 0.01u 0.1u 169R1%
6 HDBI#[0..3] DBI0#
HDBI#1 G25 AA21
DBI1# GTLREF3 X7R
HDBI#2 P26 AA6
DBI2# GTLREF2 X7R X7R
HDBI#3 V21 F20 GTLREF 6
DBI3# GTLREF1 C217 220p
F6
GTLREF0 {VOLTAGE}
AC3
IERR#
V6 AB4 BPM#5
MCERR# BPM5#
13 FERR# B6 AA5 BPM#4
FERR# BPM4#
13 STPCLK# Y4 Y6
STPCLK# BPM3#
AA3 AC4
BINIT# BPM2#
13,14 HINIT# W5 AB5 BPM#1
INIT# BPM1#
AB2 AC6 BPM#0
RSP# BPM0#

6 HDBSY# H5 H3 HREQ#4 HREQ#[0..4] 6
DBSY# REQ4#
H2 J3 HREQ#3
6 HDRDY#
J6
DRDY# REQ3#
J4 HREQ#2 CPU ITP BLOCK
6 HTRDY# TRDY# REQ2#
K5 HREQ#1
REQ1#
6 HADS# G1 J1 HREQ#0
ADS# REQ0#
6 HLOCK# G4
LOCK#
6 HBNR# G2 AD25 TESTHI12
BNR# TESTHI12
6 HIT# F3 A6 TESTHI11 R286 62
VCCP
HIT# TESTHI11 R320 150
6 HITM# E3 Y3 TESTHI10 ITP_TDI VCCP
HITM# TESTHI10
6 HBPRI# D2 W4 TESTHI9
BPRI# TESTHI9 R313 680
6 HDEFER# E2 U6 TESTHI8 ITP_TRST#
DEFER# TESTHI8
AB22
C TESTHI7 C
ITP_TDI C1 AA20
TDI TESTHI6
ITP_TDO D5 AC23 RN82
TDO TESTHI5
ITP_TMS F7 AC24
TMS TESTHI4
ITP_TRST# E6 AC20 ITP_TMS 1 2 VCCP
TRST# TESTHI3
ITP_TCK D4 AC21 TESTHI2 ITP_TDO 3 4
TCK TESTHI2
15 THERMD+ B3 AA2 TESTHI1 5 6
THERMDA TESTHI1
C4 AD24 TESTHI0 ITP_TCK 7 8
THERMDC TESTHI0
13 TRMTRIP# A2
THERMTRIP# 8P4R-62
AF26 AF23 CPU_CLK# 14
GND/SKTOCC# BCLK1#
6 PROCHOT# C3 AF22 CPU_CLK 14
PROCHOT# BCLK0#
13 IGNNE# B2
IGNNE#
13 SMI# B5 F4 HRS#2 HRS#[0..2] 6
SMI# RS2#
13 A20M# C6 G5 HRS#1
A20M# RS1#
13 SLP# AB26 F1 HRS#0
SLP# RS0#
A22 V5
RESERVED0 AP1#
A7 AC1
RESERVED1 AP0#
AE21 H6 HBR#0 HBR#0 6
RESERVED2 BR0#
AF24
RESERVED3 R299 61.9R1%
AF25 P1 COMP1
RESERVED4 COMP1 R217 61.9R1%
L24 COMP0
COMP0
23 BOOT BOOT AD1
BOOTSELECT
AE26 L25
OPTIMIZED/COMPAT# DP3#
K26
DP2#
14 BSEL0 AD6 K25
BSEL0 DP1#
14 BSEL1 AD5 J26
BSEL1 DP0#

13 CPU_GD CPU_GD AB23 R5 HADSTB#1 6
PWRGOOD ADSTB1#
L5 HADSTB#0 6
ADSTB0#
6 CPURST# CPURST# AB25 W23 HDSTBP#3 6
RESET# DSTBP3#
P23 HDSTBP#2 6
B DSTBP2# B
6 HD#[0..63] HD#63 AA24 J23 HDSTBP#1 6
D63# DSTBP1#
HD#62 AA22 F21 HDSTBP#0 6
D62# DSTBP0# VCCP
HD#61 AA25 W22 HDSTBN#3 6
D61# DSTBN3#
HD#60 Y21 R22 HDSTBN#2 6 RN83
D60# DSTBN2#
HD#59 Y24 K22 HDSTBN#1 6
D59# DSTBN1#
HD#58 Y23 E22 HDSTBN#0 6 TESTHI1 1 2
D58# DSTBN0#
HD#57 W25 TESTHI10 3 4
D57#
HD#56 Y26 E5 NMI 13 TESTHI9 5 6
D56# LINT1/NMI
HD#55 W26 D1 INTR 13 TESTHI8 7 8
D55# LINT0/INTR
HD#54 V24
D54# 8P4R-62
D53#
D52#
D51#
D50#
D49#
D48#
D47#
D46#
D45#
D44#
D43#
D42#
D41#
D40#
D39#
D38#
D37#
D36#
D35#
D34#
D33#
D32#
D31#
D30#
D29#
D28#
D27#
D26#
D25#
D24#
D23#
D22#
D21#
D20#
D19#
D18#
D17#
D16#
D15#
D14#
D13#
D12#
D11#
D10#
D9#
D8#
D7#
D6#
D5#
D4#
D3#
D2#
D1#
D0#
RN84
478_SOCKET CPURST# 1 2
V22
U21
V25
U23
U24
U26
T23
T22
T25
T26
R24
R25
P24
R21
N25
N26
M26
N23
M24
P21
N22
M23
H25
K23
J24
L22
M21
H24
G26
L21
D26
F26
E25
F24
F23
G23
E24
H22
D25
J21
D23
C26
H21
G22
B25
C24
C23
B24
D22
C21
A25
A23
B22
B21 {Priority} TESTHI2 3 4
TESTHI12 5 6
HD#53
HD#52
HD#51
HD#50
HD#49
HD#48
HD#47
HD#46
HD#45
HD#44
HD#43
HD#42
HD#41
HD#40
HD#39
HD#38
HD#37
HD#36
HD#35
HD#34
HD#33
HD#32
HD#31
HD#30
HD#29