Text preview for : Samsung_R519_R719.PDF part of Samsung Samsung R519 R719 Samsung Laptop Samsung_R519_R719.PDF



Back to : Samsung_R519_R719.PDF | Home

4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




D D




CANNES-L / BONN-L
NVIDIA(N-10M-GE)
CPU :Intel Pentium
Chip Set :Intel Cantiga & ICH9M
g l
n a
C
Remarks : Montevina Platform

Model Name : R719 / R519 u ti
s n
C




PBA Name
PCB Code
: MAIN
: GCE BA41-01146A
m e
a id
S f
NANYA BA41-01147A
HST BA41-01148A



n
B
Dev. Step : PR B




o
Revision : 1.0
T.R. Date : 2009.08.07

Design CHECK
C
APPROVAL



A A
DRAW DATE TITLE



CHECK
Jun PARK
DEV. STEP
10/10/2008
CANNES-L_EXT SAMSUNG
ELECTRONICS
YM AN PR MAIN
APPROVAL REV PART NO.
COVER
Owner : SEC Mobile R & D Signature : X HJ KIM 1.0 BA41-
MODULE CODE LAST EDIT

August 07, 2009 15:14:35 PM PAGE 1 OF 55
4 3 2 1
D:/users/mobile24/mentor/cannes-l_ext/Cannes-L-Ext_MAIN
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS

BLOCK DIAGRAM
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
FAN
CLOCK
CK-505M
Page 8 Intel Pentium
D Page 12 CPU
Intel Celeron D
Thermistor T4300, T4200, T3400, T1600, T1700
EMC2112
Page 8
Page 9~11 L2 Cache : 1MB

FSB 800/667MHz

Channel A (Reverse)
LED LCD / CCFL Dual channel DDR II 800
17.3" HD+ / 15.6" LVDS(Dual Channel)
Channel B (Reverse)




g l
Internal - DDR2-SODIMM x 2
Page 26
Cantiga-GL40




n a
CRT
Page 27




u ti
P 0,2,6




s n
C C
External - nVidia
gDDR3
Cantiga-PM45 N10M-GE Page 25




ANT
m e
a id
SUB_USB
P 10
USB 2.0 SATA SATA0 2.5" HDD
Page 25




S f
Bluetooth P5 SATA1
FFC
12.7mm ODD
ICH9-M Page 25

0.3M
P8 WLAN
PCIe PEX1
( Half Type)




n
PEX4
Page 32
B CARDREADER B
3-in-1 ALCOR AU6336 P3 RTC 10/100 LAN




o
Page 31 Controller RJ45
RTL8103EL
Page 30
Transformer




C
SPI ROM
High Definition




Page 25
16Mbit MICOM SYNAPTICS

MEC1308 TOUCHPAD
Page 34

For Cannes-L
ALC269 For Bonn-L

Page 28
Space bar




A L R KEYBOARD A
Page 35
DRAW DATE TITLE



CHECK
Jun PARK
DEV. STEP
9/23/2008
CANNES-L_EXT SAMSUNG
ELECTRONICS
YM AN PR MAIN
APPROVAL REV PART NO.

HJ KIM 1.0 BLOCK DIAGRAM BA41-
MODULE CODE LAST EDIT

undefined August 07, 2009 15:14:35 PM PAGE 2 OF 55
4 3 2 1
D:/users/mobile24/mentor/cannes-l_ext/Cannes-L-Ext_MAIN
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. BOARD INFORMATION
D SCHEMATIC ANNOTATIONS AND BOARD INFORMATION D



2
I C / SMB Address Voltage Rails
Devices Address Hex Bus
ICH9M Master SMBUS Master Power Rail Descriptions Power Rail Descriptions
VDC_ADPT Primary DC system power supply (9 to 19V) P1.05V_PEG P1.05V (Direct Media Interface Compensation)
CK-505M (Clock Generator) 1101 001X D2h Clock, Unused Clock Output Disable VDC P5.0V 5.0V Power Rail (off in S3-S5)
SODIMM0 1010 000X A0h -
VDC_CHG Charger Reference Voltage Source P3.3V 3.3V Power Rail (off in S3-S5)




g l
SODIMM1 1010 001X A4h
PRTC_BAT 3.3V supply for the RTC well. P1.05 1.05V Power Rail (off in S3-S5)
P5.0V_ALW 5.0V always power well P0.9V DDR2 Termination
MICOM P5.0V_AUX 5.0V Power Rail (off in S4-S5)
Master P12.0V_ALW 12.0V always power well P3.3V_AUX 3.3V Power Rail (off in S4-S5)
P1.7V_VREF Power Chip Reference P1.8_AUX 1.8V Power Rail (off in S4-S5)




n a
BATTERY 0001 011X 16h CPU_CORE Core Voltage for CPU
EMC2102 0111 101X 7Ah P2.0V_VREF Power Chip Reference
P5.0V_VREF_FILT Power Chip Reference




u ti
P3.3V_MICOM Output voltage of TPS51125
(if VDC is removed, it will be off) AUD_P5V 5.0V supply for Audio
USB PORT Assignation LCD_VDD3V 3.3V (LED LCD)
P4.75V_AUD Auido Analog Voltage




s n
C C
Port Number ASSIGNED TO Port Number ASSIGNED TO P5.0V_STB To charge USB device at sleep status
KBC3_CHG4.2V To charge battery P5.0V_ODD 5.0V supply at SUB_ODD Board
UHCI_0 0 USB PORT (LEFT, BOTTOM) UHCI_3 6 USB PORT (LEFT, TOP)
1 7
2 USB PORT (LEFT,CENTER ) 8 CAMERA P1.2V_LAN Internal Regulator's Power of LAN Controller EGFX_CORE nVidia Graphic Chip power
UHCI_1 UHCI_4 P1.5V 1.5V Power Rail (off in S3-S5)
3 9 Power source of External




m e
4 CARD READER(AU6336) 10 SUB_USB(TBD) P1.5_AUX 1.5V Power Rail (off in S4-S5)
UHCI_2 UHCI_5 P1.8V 1.8V Power Rail (off in S3-S5)
5 BLUETOOTH 11 P3.3V_MCD 3.3V (3-in-1 Socket)




SATA Assignation
Port Number

SATA0
SATA2
ASSIGNED TO

HDD
-
Port Number

SATA1
SATA3 a id
S f ASSIGNED TO

ODD
-




B




PCI EXPRESS Assignation


o n B




C
Port Number ASSIGNED TO Port Number ASSIGNED TO

PCIe1 WLAN PCIe2 Wired LAN
PCIe3 - PCIe4 -



REVISION HISTORY
Crystal / Oscillator
TYPE PREQUENCY DEVICE USAGE
Crystal 32.768KHz ICH9-M
See rev notes for more information.
Crystal 10MHz MICOM
Crystal 14.318MHz CLOCK-Generator
Crystal 25MHz LAN
A A
DRAW DATE TITLE



CHECK
Jun PARK
DEV. STEP
9/23/2008
CANNES-L_EXT SAMSUNG
ELECTRONICS
YM AN PR MAIN
APPROVAL REV PART NO.

HJ KIM 1.0 BOARD INFO BA41-
MODULE CODE LAST EDIT

undefined August 07, 2009 15:14:35 PM PAGE 3 OF 55
4 3 2 1
D:/users/mobile24/mentor/cannes-l_ext/Cannes-L-Ext_MAIN
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
POWER DIAGRAM
D D
KBC3_SUSPWR KBC3_PWRON
(CHP3_S4_STATE*) (CHP3_SLPS3*) KBC3_VRON

AC ADAPTER
EMC2112 ODD
TPS51125 P5.0V_ALW P5.0V_AUX P5.0V GL40 TOUTCHPAD
CRT CAMERA
HDD FAN




g l
USB, Swithched Power GL40
DC BATTERY VDC P5.0V_AUD ALC269Q

P3.3V_MICOM P3.3V_AUX




n a
SPI ROM, MICOM, LEDs ICH9M, LED, Wire LAN, LED LCD CK505M 80 PORT WLAN LEDs
RTL8103EL, EMC2112 P3.3V GL40 LED LCD HDD
DDR2 ALC269Q MICOM




u ti
P5.0V_STB ICH9M AU6336 LID SW
3-in-1 Socket
P3.3V_MCD




s n
C C


P12.0V_ALW N10M-GE
RT8107 P1.8V_AUX P1.8V




m e
GL40, DDR II DDR II Termination
P0.9V


TPS51124


a id
S f
P1.5V_AUX
ICH9M
P1.5V


P1.05V
PENTIUM CPU gDDR3
CK505M
GL40
ALC269Q

PENTIUM CPU
GL40
ICH9M


PENTIUM CPU




n
TPS51620 CPU_CORE
B B
RTL8103EL




o
P1.2V_LAN

N10M-GE




C
SC471 EGFX_CORE




S5-S4 S3 S0
A A
DRAW DATE TITLE



CHECK
Jun PARK
DEV. STEP
9/23/2008
CANNES-L_EXT SAMSUNG
ELECTRONICS
YM AN PR MAIN
APPROVAL REV PART NO.

HJ KIM 1.0 POWER DIAGRAM BA41-
MODULE CODE LAST EDIT

undefined August 07, 2009 15:14:35 PM PAGE 4 OF 55
4 3 2 1
D:/users/mobile24/mentor/cannes-l_ext/Cannes-L-Ext_MAIN
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS RTC PRTC_BAT
1 POWER SEQUENCE
EXCEPT AS AUTHORIZED BY SAMSUNG.
23 Battery CHP3_RTCRST#
23) KBC3_CPURST#
PRTC_BAT
16) P1.5V 9) P3.3V_AUX
25) PLT3_RST#
D D
13 22 17) P3.3V 15) P5.0V EMC21112

POWER
4) P3.3V_MICOM 11) CHP3_SLPS5#/4#/3# ICH9-M 22) CLK3_PWRGD
CK-505M Sheet 8
16) P3.3V
S/W 12) KBC3_RSMRST#
12 Sheet 12
4) P3.3V_MICOM
MX25L
9) P3.3V_AUX Sheet 25
16) P3.3V 9) P3.3V_AUX
LCD_VDD3V
KBC 14) KBC3_PWRBTN#
14 17) P1.5V 2) VDC
VDD_LED LED LCD
18) P1.05V
6) KBC3_PWRSW#




16) P3.3V
6 24 Sheet 26




g l
24) KBC3_PWRGD VRMPWRGD
15) P5.0V
26) CHP3_SUSSTAT# CRT
25



n a
PWROK Sheet 27
15) P5.0V
20) VRM3_CPU_PWRGD 26 25) CPU1_PWRGDCPU P5.0V_AUD
P5.0V_AUD
7 P4.75V_AUD




u ti
7) KBC3_SUSPWR 27) PLT3_RST#
14 27 17) P1.5V ALC 269
14) KBC3_PWRON 16) P3.3V Sheet 28
20) VRM3_CPU_PWRGD




s n
C Sheet 20~24 C
(KBC3_VRON)
Sheet 35

9) P3.3V_AUX
2) VDC 10) P1.8V_AUX RTL8103EL
P1.8V_AUX
10
7) KBC3_SUSPWR




Sheet 30
4) P3.3V_MICOM
** KBC3_USBCHG **
ADAPTER




m e
7) KBC3_SUSPWR RT8207 P0.9V
20) CPU_CORE
VDC_ADPT / 16) P3.3V P3.3V_MCD
VDC_CHG AU6336
14) KBC3_PWRON
PENTIUM



a id
Sheet 41 Sheet 31
ISL6255 17) P1.5V
MEM1_VREF
CPU
BATTERY




11) P1.5V_AUX 18) P1.05V 16) P3.3V
11