esquema placa mae 810 celeron.pdf | | 8
7
6
5
4
3
2
1
INTEL(R) CELERON(TM) PROCESSOR (PPGA)/INTEL(R) 810 CHIPSET UNIPROCESSOR CUSTOMER REFERENCE SCHEMATICS
REVISION 1.3
D D
TITLE
PAGE
C
B
A
Cover Sheet Block Diagram 370-Pin Socket GTL Termination Clock Synthesizer GMCH Frame Buffer DIMM Sockets ICH0 FWH Super I/O PCI Connectors ATA33 IDE Connectors USB Connectors Parallel Port Serial/Game Ports Keyboard/Mouse/Floppy Disk Digital Video Out (TBD) Graphics Connectors AC'97 Riser Connector LAN System Voltage Regulators Processor Voltage Regulator System Pullup Resistors and Unused Gates Decoupling
1 2 3,4 5 6 7,8,9 10 11,12 13,14 15 16 17,18 19 20 21 22 23 24 25 26 27,28 29 30 31,32 33 34,35
** PLEASE NOTE THESE SCHEMATICS ARE SUBJECT TO CHANGE
TH ESE SC HEM AT IC S ARE PRO VIDED "AS IS" W ITH N O W ARRANT IES W HATSO EVER, INCLUDIN G ANY W AR RANT Y O F M ERCH ANT ABILIT Y, FIT NESS FO R ANY PART ICULAR PUR PO SE, O R ANY W ARR ANT Y O THERW ISE ARISING O UT O F PR O PO SAL, SPECIFIC AT IO N O R SAM PLES. Inf |